diff --git a/38_decoder/38_decoder.asm.rpt b/38_decoder/38_decoder.asm.rpt new file mode 100644 index 0000000..4daad42 --- /dev/null +++ b/38_decoder/38_decoder.asm.rpt @@ -0,0 +1,129 @@ +Assembler report for 38_decoder +Mon Mar 07 09:13:07 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: D:/projects/quartus/38_decoder/38_decoder.sof + 6. Assembler Device Options: D:/projects/quartus/38_decoder/38_decoder.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Mon Mar 07 09:13:07 2022 ; +; Revision Name ; 38_decoder ; +; Top-level Entity Name ; 38_decoder ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Maintain Compatibility with All Cyclone II M4K Versions ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++-----------------------------------------------+ +; Assembler Generated Files ; ++-----------------------------------------------+ +; File Name ; ++-----------------------------------------------+ +; D:/projects/quartus/38_decoder/38_decoder.sof ; +; D:/projects/quartus/38_decoder/38_decoder.pof ; ++-----------------------------------------------+ + + ++-------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/38_decoder/38_decoder.sof ; ++----------------+--------------------------------------------------------+ +; Option ; Setting ; ++----------------+--------------------------------------------------------+ +; Device ; EP2C8Q208C8 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x000C6513 ; ++----------------+--------------------------------------------------------+ + + ++-------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/38_decoder/38_decoder.pof ; ++--------------------+----------------------------------------------------+ +; Option ; Setting ; ++--------------------+----------------------------------------------------+ +; Device ; EPCS4 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x06F0CA55 ; +; Compression Ratio ; 3 ; ++--------------------+----------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:13:07 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 241 megabytes + Info: Processing ended: Mon Mar 07 09:13:07 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/38_decoder/38_decoder.bdf b/38_decoder/38_decoder.bdf new file mode 100644 index 0000000..4f89c23 --- /dev/null +++ b/38_decoder/38_decoder.bdf @@ -0,0 +1,886 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 32 328 200 344) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "I0" (rect 5 0 14 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 240 200 256) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "I1" (rect 5 0 14 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 144 200 160) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "I2" (rect 5 0 14 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 664 40 840 56) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y7" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 376 840 392) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y0" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 328 840 344) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y1" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 280 840 296) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y2" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 232 840 248) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y3" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 184 840 200) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y4" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 136 840 152) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y5" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 664 88 840 104) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y6" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 296 136 344 168) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst" (rect 3 21 20 33)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 296 232 344 264) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst1" (rect 3 21 26 33)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 296 320 344 352) + (text "NOT" (rect 1 0 21 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 21 26 33)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (text "IN" (rect 2 7 13 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 13 16)(line_width 1)) + ) + (port + (pt 48 16) + (output) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 32 7 49 19)(font "Courier New" (bold))(invisible)) + (line (pt 39 16)(pt 48 16)(line_width 1)) + ) + (drawing + (line (pt 13 25)(pt 13 7)(line_width 1)) + (line (pt 13 7)(pt 31 16)(line_width 1)) + (line (pt 13 25)(pt 31 16)(line_width 1)) + (circle (rect 31 12 39 20)(line_width 1)) + ) +) +(symbol + (rect 544 24 608 72) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 72 608 120) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 120 608 168) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst5" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 168 608 216) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst6" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 216 608 264) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst7" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 264 608 312) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst8" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 312 608 360) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst9" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(symbol + (rect 544 360 608 408) + (text "AND3" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst10" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 16 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 43 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 16 12)(pt 31 12)(line_width 1)) + (line (pt 16 37)(pt 31 37)(line_width 1)) + (line (pt 16 12)(pt 16 37)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + ) +) +(connector + (pt 216 40) + (pt 216 152) +) +(connector + (pt 240 48) + (pt 240 248) +) +(connector + (pt 264 56) + (pt 264 336) +) +(connector + (pt 544 184) + (pt 360 184) +) +(connector + (pt 344 152) + (pt 376 152) +) +(connector + (pt 376 376) + (pt 544 376) +) +(connector + (pt 544 88) + (pt 360 88) +) +(connector + (pt 544 288) + (pt 416 288) +) +(connector + (pt 544 344) + (pt 464 344) +) +(connector + (pt 544 96) + (pt 416 96) +) +(connector + (pt 544 328) + (pt 376 328) +) +(connector + (pt 544 280) + (pt 376 280) +) +(connector + (pt 544 232) + (pt 376 232) +) +(connector + (pt 544 240) + (pt 416 240) +) +(connector + (pt 544 104) + (pt 520 104) +) +(connector + (pt 520 392) + (pt 544 392) +) +(connector + (pt 544 296) + (pt 520 296) +) +(connector + (pt 544 200) + (pt 520 200) +) +(connector + (pt 344 336) + (pt 520 336) +) +(connector + (pt 544 136) + (pt 360 136) +) +(connector + (pt 544 152) + (pt 464 152) +) +(connector + (pt 544 144) + (pt 400 144) +) +(connector + (pt 400 384) + (pt 544 384) +) +(connector + (pt 544 336) + (pt 528 336) +) +(connector + (pt 528 336) + (pt 528 352) +) +(connector + (pt 528 352) + (pt 400 352) +) +(connector + (pt 544 192) + (pt 400 192) +) +(connector + (pt 344 248) + (pt 400 248) +) +(connector + (pt 544 248) + (pt 464 248) +) +(connector + (pt 608 336) + (pt 664 336) +) +(connector + (pt 608 288) + (pt 664 288) +) +(connector + (pt 608 384) + (pt 664 384) +) +(connector + (pt 608 240) + (pt 664 240) +) +(connector + (pt 608 192) + (pt 664 192) +) +(connector + (pt 608 144) + (pt 664 144) +) +(connector + (pt 608 96) + (pt 664 96) +) +(connector + (pt 608 48) + (pt 664 48) +) +(connector + (pt 200 152) + (pt 216 152) +) +(connector + (pt 216 152) + (pt 296 152) +) +(connector + (pt 200 248) + (pt 240 248) +) +(connector + (pt 240 248) + (pt 296 248) +) +(connector + (pt 200 336) + (pt 264 336) +) +(connector + (pt 264 336) + (pt 296 336) +) +(connector + (pt 216 40) + (pt 360 40) +) +(connector + (pt 360 40) + (pt 544 40) +) +(connector + (pt 240 48) + (pt 416 48) +) +(connector + (pt 416 48) + (pt 544 48) +) +(connector + (pt 376 328) + (pt 376 376) +) +(connector + (pt 376 152) + (pt 376 232) +) +(connector + (pt 376 232) + (pt 376 280) +) +(connector + (pt 376 280) + (pt 376 328) +) +(connector + (pt 416 48) + (pt 416 96) +) +(connector + (pt 416 96) + (pt 416 240) +) +(connector + (pt 416 240) + (pt 416 288) +) +(connector + (pt 520 104) + (pt 520 200) +) +(connector + (pt 520 200) + (pt 520 296) +) +(connector + (pt 520 296) + (pt 520 336) +) +(connector + (pt 520 336) + (pt 520 392) +) +(connector + (pt 360 40) + (pt 360 88) +) +(connector + (pt 360 88) + (pt 360 136) +) +(connector + (pt 360 136) + (pt 360 184) +) +(connector + (pt 264 56) + (pt 464 56) +) +(connector + (pt 464 56) + (pt 544 56) +) +(connector + (pt 400 144) + (pt 400 192) +) +(connector + (pt 400 192) + (pt 400 248) +) +(connector + (pt 400 248) + (pt 400 352) +) +(connector + (pt 400 352) + (pt 400 384) +) +(connector + (pt 464 56) + (pt 464 152) +) +(connector + (pt 464 152) + (pt 464 248) +) +(connector + (pt 464 248) + (pt 464 344) +) +(junction (pt 216 152)) +(junction (pt 240 248)) +(junction (pt 264 336)) +(junction (pt 360 88)) +(junction (pt 360 40)) +(junction (pt 416 96)) +(junction (pt 416 48)) +(junction (pt 376 328)) +(junction (pt 376 280)) +(junction (pt 376 232)) +(junction (pt 416 240)) +(junction (pt 520 200)) +(junction (pt 520 296)) +(junction (pt 520 336)) +(junction (pt 360 136)) +(junction (pt 464 152)) +(junction (pt 464 56)) +(junction (pt 400 352)) +(junction (pt 400 192)) +(junction (pt 400 248)) +(junction (pt 464 248)) diff --git a/38_decoder/38_decoder.done b/38_decoder/38_decoder.done new file mode 100644 index 0000000..508b5d2 --- /dev/null +++ b/38_decoder/38_decoder.done @@ -0,0 +1 @@ +Mon Mar 07 09:13:09 2022 diff --git a/38_decoder/38_decoder.dpf b/38_decoder/38_decoder.dpf new file mode 100644 index 0000000..abe19d9 --- /dev/null +++ b/38_decoder/38_decoder.dpf @@ -0,0 +1,12 @@ + + + + + + + + + + + + diff --git a/38_decoder/38_decoder.fit.rpt b/38_decoder/38_decoder.fit.rpt new file mode 100644 index 0000000..f8fbfd4 --- /dev/null +++ b/38_decoder/38_decoder.fit.rpt @@ -0,0 +1,914 @@ +Fitter report for 38_decoder +Mon Mar 07 09:13:06 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. Incremental Compilation Preservation Summary + 6. Incremental Compilation Partition Settings + 7. Incremental Compilation Placement Preservation + 8. Pin-Out File + 9. Fitter Resource Usage Summary + 10. Input Pins + 11. Output Pins + 12. I/O Bank Usage + 13. All Package Pins + 14. Output Pin Default Load For Reported TCO + 15. Fitter Resource Utilization by Entity + 16. Delay Chain Summary + 17. Pad To Core Delay Chain Fanout + 18. Non-Global High Fan-Out Signals + 19. Interconnect Usage Summary + 20. LAB Logic Elements + 21. LAB Signals Sourced + 22. LAB Signals Sourced Out + 23. LAB Distinct Inputs + 24. Fitter Device Options + 25. Operating Settings and Conditions + 26. Estimated Delay Added for Hold Timing + 27. Advanced Data - General + 28. Advanced Data - Placement Preparation + 29. Advanced Data - Placement + 30. Advanced Data - Routing + 31. Fitter Messages + 32. Fitter Suppressed Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Mon Mar 07 09:13:06 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; 38_decoder ; +; Top-level Entity Name ; 38_decoder ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 8 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 11 / 138 ( 8 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Device ; EP2C8Q208C8 ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Always Enable Input Buffers ; Off ; Off ; +; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Auto Merge PLLs ; On ; On ; +; Ignore PLL Mode When Merging PLLs ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ; +; Perform Register Duplication for Performance ; Off ; Off ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Physical Synthesis Effort Level ; Normal ; Normal ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 4 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; < 0.1% ; ++----------------------------+-------------+ + + ++----------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+--------------------+ +; Type ; Value ; ++-------------------------+--------------------+ +; Placement ; ; +; -- Requested ; 0 / 19 ( 0.00 % ) ; +; -- Achieved ; 0 / 19 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+--------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 19 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in D:/projects/quartus/38_decoder/38_decoder.pin. + + ++-------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+---------------------+ +; Resource ; Usage ; ++---------------------------------------------+---------------------+ +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; -- Combinational with no register ; 8 ; +; -- Register only ; 0 ; +; -- Combinational with a register ; 0 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 0 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; -- Register only ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 8 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers* ; 0 / 8,646 ( 0 % ) ; +; -- Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; -- I/O registers ; 0 / 390 ( 0 % ) ; +; ; ; +; Total LABs: partially or completely used ; 1 / 516 ( < 1 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 11 / 138 ( 8 % ) ; +; -- Clock pins ; 0 / 4 ( 0 % ) ; +; Global signals ; 0 ; +; M4Ks ; 0 / 36 ( 0 % ) ; +; Total block memory bits ; 0 / 165,888 ( 0 % ) ; +; Total block memory implementation bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; PLLs ; 0 / 2 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Peak interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Maximum fan-out node ; I2 ; +; Maximum fan-out ; 8 ; +; Highest non-global fan-out signal ; I2 ; +; Highest non-global fan-out ; 8 ; +; Total fan-out ; 32 ; +; Average fan-out ; 1.45 ; ++---------------------------------------------+---------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; I0 ; 35 ; 1 ; 0 ; 7 ; 1 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; I1 ; 14 ; 1 ; 0 ; 14 ; 2 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; I2 ; 41 ; 1 ; 0 ; 4 ; 0 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Y0 ; 45 ; 1 ; 0 ; 3 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y1 ; 37 ; 1 ; 0 ; 6 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y2 ; 195 ; 2 ; 9 ; 19 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y3 ; 33 ; 1 ; 0 ; 8 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y4 ; 30 ; 1 ; 0 ; 8 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y5 ; 208 ; 2 ; 1 ; 19 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y6 ; 34 ; 1 ; 0 ; 7 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y7 ; 39 ; 1 ; 0 ; 5 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ + + ++------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+------------------+---------------+--------------+ +; 1 ; 11 / 32 ( 34 % ) ; 3.3V ; -- ; +; 2 ; 2 / 35 ( 6 % ) ; 3.3V ; -- ; +; 3 ; 1 / 35 ( 3 % ) ; 3.3V ; -- ; +; 4 ; 0 / 36 ( 0 % ) ; 3.3V ; -- ; ++----------+------------------+---------------+--------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; 1 ; 0 ; 1 ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 2 ; 1 ; 1 ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 3 ; 2 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 4 ; 3 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 5 ; 4 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 6 ; 5 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 7 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 8 ; 6 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 10 ; 7 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 11 ; 8 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 12 ; 9 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 13 ; 10 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 14 ; 18 ; 1 ; I1 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 15 ; 19 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 16 ; 20 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; 17 ; 21 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; 18 ; 22 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; 19 ; 23 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; 20 ; 24 ; 1 ; ^DATA0 ; input ; ; ; -- ; ; -- ; -- ; +; 21 ; 25 ; 1 ; ^DCLK ; ; ; ; -- ; ; -- ; -- ; +; 22 ; 26 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; 23 ; 27 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 24 ; 28 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 25 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 26 ; 29 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; 27 ; 30 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 28 ; 31 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 29 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 30 ; 32 ; 1 ; Y4 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 31 ; 33 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 32 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 33 ; 35 ; 1 ; Y3 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 34 ; 36 ; 1 ; Y6 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 35 ; 37 ; 1 ; I0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 36 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 37 ; 39 ; 1 ; Y1 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 38 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 39 ; 43 ; 1 ; Y7 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 40 ; 44 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 41 ; 45 ; 1 ; I2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 42 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 43 ; 48 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 44 ; 49 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 45 ; 50 ; 1 ; Y0 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 46 ; 51 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 47 ; 52 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 48 ; 53 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 49 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 50 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 51 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 52 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 53 ; ; ; VCCA_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 54 ; ; ; GNDA_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 55 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 56 ; 54 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 57 ; 55 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 58 ; 56 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 59 ; 57 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 60 ; 58 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 61 ; 59 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 62 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 63 ; 60 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 64 ; 61 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 65 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 66 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 67 ; 69 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 68 ; 70 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 69 ; 71 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 70 ; 74 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 71 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 72 ; 75 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 73 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 74 ; 76 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 75 ; 77 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 76 ; 78 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 77 ; 79 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 78 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 79 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 80 ; 82 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 81 ; 83 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 82 ; 84 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 83 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 84 ; 85 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 85 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 86 ; 86 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 87 ; 87 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 88 ; 88 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 89 ; 89 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 90 ; 90 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 91 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 92 ; 91 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 93 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 94 ; 92 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 95 ; 93 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 96 ; 94 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 97 ; 95 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 98 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 99 ; 96 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 100 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 101 ; 97 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 102 ; 98 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 103 ; 99 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 104 ; 100 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 105 ; 101 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 106 ; 102 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 107 ; 105 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 108 ; 106 ; 3 ; ~LVDS54p/nCEO~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 109 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 110 ; 107 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 111 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 112 ; 108 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 113 ; 109 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 114 ; 110 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 115 ; 112 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 116 ; 113 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 117 ; 114 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 118 ; 117 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 119 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 120 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 121 ; 121 ; 3 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; 122 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 123 ; 122 ; 3 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; 124 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 125 ; 123 ; 3 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; 126 ; 124 ; 3 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; 127 ; 125 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 128 ; 126 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 129 ; 127 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 130 ; 128 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 131 ; 129 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 132 ; 130 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 133 ; 131 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 134 ; 132 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 135 ; 133 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 136 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 137 ; 134 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 138 ; 135 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 139 ; 136 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 140 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 141 ; 137 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 142 ; 138 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 143 ; 141 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 144 ; 142 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 145 ; 143 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 146 ; 149 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 147 ; 150 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 148 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 149 ; 151 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 150 ; 152 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 151 ; 153 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 152 ; 154 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 153 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 154 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 155 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 156 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 157 ; ; ; VCCA_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 158 ; ; ; GNDA_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 159 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 160 ; 155 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 161 ; 156 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 162 ; 157 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 163 ; 158 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 164 ; 159 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 165 ; 160 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 166 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 167 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 168 ; 161 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 169 ; 162 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 170 ; 163 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 171 ; 164 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 172 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 173 ; 165 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 174 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 175 ; 168 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 176 ; 169 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 177 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 178 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 179 ; 173 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 180 ; 174 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 181 ; 175 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 182 ; 176 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 183 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 184 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 185 ; 180 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 186 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 187 ; 181 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 188 ; 182 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 189 ; 183 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 190 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 191 ; 184 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 192 ; 185 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 193 ; 186 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 194 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 195 ; 187 ; 2 ; Y2 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 196 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 197 ; 191 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 198 ; 192 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 199 ; 195 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 200 ; 196 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 201 ; 197 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 202 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 203 ; 198 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 204 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 205 ; 199 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 206 ; 200 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 207 ; 201 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 208 ; 202 ; 2 ; Y5 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 3.3-V PCI ; 10 pF ; 25 Ohm (Parallel) ; +; 3.3-V PCI-X ; 10 pF ; 25 Ohm (Parallel) ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential SSTL-2 ; 0 pF ; (See SSTL-2) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; Simple RSDS ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; |38_decoder ; 8 (8) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 11 ; 0 ; 8 (8) ; 0 (0) ; 0 (0) ; |38_decoder ; work ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Y7 ; Output ; -- ; -- ; -- ; -- ; +; Y0 ; Output ; -- ; -- ; -- ; -- ; +; Y1 ; Output ; -- ; -- ; -- ; -- ; +; Y2 ; Output ; -- ; -- ; -- ; -- ; +; Y3 ; Output ; -- ; -- ; -- ; -- ; +; Y4 ; Output ; -- ; -- ; -- ; -- ; +; Y5 ; Output ; -- ; -- ; -- ; -- ; +; Y6 ; Output ; -- ; -- ; -- ; -- ; +; I2 ; Input ; 6 ; 6 ; -- ; -- ; +; I0 ; Input ; 6 ; 6 ; -- ; -- ; +; I1 ; Input ; 6 ; 6 ; -- ; -- ; ++------+----------+---------------+---------------+-----------------------+-----+ + + ++---------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++---------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++---------------------+-------------------+---------+ +; I2 ; ; ; +; - inst10~0 ; 1 ; 6 ; +; - inst10~1 ; 1 ; 6 ; +; - inst10~2 ; 1 ; 6 ; +; - inst10~3 ; 1 ; 6 ; +; - inst10~4 ; 1 ; 6 ; +; - inst10~5 ; 1 ; 6 ; +; - inst10~6 ; 1 ; 6 ; +; - inst10~7 ; 1 ; 6 ; +; I0 ; ; ; +; - inst10~0 ; 0 ; 6 ; +; - inst10~1 ; 0 ; 6 ; +; - inst10~2 ; 0 ; 6 ; +; - inst10~3 ; 0 ; 6 ; +; - inst10~4 ; 0 ; 6 ; +; - inst10~5 ; 0 ; 6 ; +; - inst10~6 ; 0 ; 6 ; +; - inst10~7 ; 0 ; 6 ; +; I1 ; ; ; +; - inst10~0 ; 1 ; 6 ; +; - inst10~1 ; 1 ; 6 ; +; - inst10~2 ; 1 ; 6 ; +; - inst10~3 ; 1 ; 6 ; +; - inst10~4 ; 1 ; 6 ; +; - inst10~5 ; 1 ; 6 ; +; - inst10~6 ; 1 ; 6 ; +; - inst10~7 ; 1 ; 6 ; ++---------------------+-------------------+---------+ + + ++---------------------------------+ +; Non-Global High Fan-Out Signals ; ++----------+----------------------+ +; Name ; Fan-Out ; ++----------+----------------------+ +; I1 ; 8 ; +; I0 ; 8 ; +; I2 ; 8 ; +; inst10~7 ; 1 ; +; inst10~6 ; 1 ; +; inst10~5 ; 1 ; +; inst10~4 ; 1 ; +; inst10~3 ; 1 ; +; inst10~2 ; 1 ; +; inst10~1 ; 1 ; +; inst10~0 ; 1 ; ++----------+----------------------+ + + ++----------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+-----------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+-----------------------+ +; Block interconnects ; 11 / 26,052 ( < 1 % ) ; +; C16 interconnects ; 0 / 1,156 ( 0 % ) ; +; C4 interconnects ; 13 / 17,952 ( < 1 % ) ; +; Direct links ; 1 / 26,052 ( < 1 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; Local interconnects ; 0 / 8,256 ( 0 % ) ; +; R24 interconnects ; 0 / 1,020 ( 0 % ) ; +; R4 interconnects ; 4 / 22,440 ( < 1 % ) ; ++----------------------------+-----------------------+ + + ++--------------------------------------------------------------------------+ +; LAB Logic Elements ; ++--------------------------------------------+-----------------------------+ +; Number of Logic Elements (Average = 8.00) ; Number of LABs (Total = 1) ; ++--------------------------------------------+-----------------------------+ +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 1 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 0 ; ++--------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++---------------------------------------------+-----------------------------+ +; Number of Signals Sourced (Average = 8.00) ; Number of LABs (Total = 1) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-----------------------------+ +; Number of Signals Sourced Out (Average = 8.00) ; Number of LABs (Total = 1) ; ++-------------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 1 ; ++-------------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++---------------------------------------------+-----------------------------+ +; Number of Distinct Inputs (Average = 3.00) ; Number of LABs (Total = 1) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Active Serial ; +; Error detection CRC ; Off ; +; nCEO ; As output driving ground ; +; ASDO,nCSO ; As input tri-stated ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-----------------+----------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-----------------+----------------------+-------------------+ + + ++----------------------------+ +; Advanced Data - General ; ++--------------------+-------+ +; Name ; Value ; ++--------------------+-------+ +; Status Code ; 0 ; +; Desired User Slack ; 0 ; +; Fit Attempts ; 1 ; ++--------------------+-------+ + + ++-------------------------------------------------------------------------------+ +; Advanced Data - Placement Preparation ; ++------------------------------------------------------------------+------------+ +; Name ; Value ; ++------------------------------------------------------------------+------------+ +; Auto Fit Point 1 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Internal Atom Count - Fit Attempt 1 ; 9 ; +; LE/ALM Count - Fit Attempt 1 ; 9 ; +; LAB Count - Fit Attempt 1 ; 2 ; +; Outputs per Lab - Fit Attempt 1 ; 4.000 ; +; Inputs per LAB - Fit Attempt 1 ; 1.500 ; +; Global Inputs per LAB - Fit Attempt 1 ; 0.000 ; +; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'non-global controls' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'non-global + aclr' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'global controls' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'aclr constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'has placement constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1 ; 0:1;1:1 ; +; LEs in Chains - Fit Attempt 1 ; 0 ; +; LEs in Long Chains - Fit Attempt 1 ; 0 ; +; LABs with Chains - Fit Attempt 1 ; 0 ; +; LABs with Multiple Chains - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------------------------------------+------------+ + + ++-------------------------------------------------+ +; Advanced Data - Placement ; ++------------------------------------+------------+ +; Name ; Value ; ++------------------------------------+------------+ +; Auto Fit Point 2 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Late Slack - Fit Attempt 1 ; 2147483639 ; +; Peak Regional Wire - Fit Attempt 1 ; 0.000 ; +; Auto Fit Point 7 - Fit Attempt 1 ; ff ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+------------+ + + ++---------------------------------------------------+ +; Advanced Data - Routing ; ++-------------------------------------+-------------+ +; Name ; Value ; ++-------------------------------------+-------------+ +; Early Slack - Fit Attempt 1 ; 2147483639 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Late Slack - Fit Attempt 1 ; -2147483648 ; +; Early Wire Use - Fit Attempt 1 ; 0 ; +; Peak Regional Wire - Fit Attempt 1 ; 0 ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; +; Time in tsm_tan.dll - Fit Attempt 1 ; 0.016 ; ++-------------------------------------+-------------+ + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:13:05 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Selected device EP2C8Q208C8 for design "38_decoder" +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP2C5Q208C8 is compatible + Info: Device EP2C5Q208I8 is compatible + Info: Device EP2C8Q208I8 is compatible +Info: Fitter converted 3 user pins into dedicated programming pins + Info: Pin ~ASDO~ is reserved at location 1 + Info: Pin ~nCSO~ is reserved at location 2 + Info: Pin ~LVDS54p/nCEO~ is reserved at location 108 +Warning: No exact pin location assignment(s) for 11 pins of 11 total pins + Info: Pin Y7 not assigned to an exact location on the device + Info: Pin Y0 not assigned to an exact location on the device + Info: Pin Y1 not assigned to an exact location on the device + Info: Pin Y2 not assigned to an exact location on the device + Info: Pin Y3 not assigned to an exact location on the device + Info: Pin Y4 not assigned to an exact location on the device + Info: Pin Y5 not assigned to an exact location on the device + Info: Pin Y6 not assigned to an exact location on the device + Info: Pin I2 not assigned to an exact location on the device + Info: Pin I0 not assigned to an exact location on the device + Info: Pin I1 not assigned to an exact location on the device +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time. +Info: Starting register packing +Info: Finished register packing + Extra Info: No registers were packed into other blocks +Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement + Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 3 input, 8 output, 0 bidirectional) + Info: I/O standards used: 3.3-V LVTTL. +Info: I/O bank details before I/O pin placement + Info: Statistics of I/O banks + Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available + Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available + Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available + Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available +Info: Fitter preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Average interconnect usage is 0% of the available device resources + Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9 +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped + Info: Optimizations that may affect the design's timing were skipped +Info: Started post-fitting delay annotation +Warning: Found 8 output pins without output pin load capacitance assignment + Info: Pin "Y7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis +Info: Delay annotation completed successfully +Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'. +Info: Generated suppressed messages file D:/projects/quartus/38_decoder/38_decoder.fit.smsg +Info: Quartus II Fitter was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 306 megabytes + Info: Processing ended: Mon Mar 07 09:13:06 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + ++----------------------------+ +; Fitter Suppressed Messages ; ++----------------------------+ +The suppressed messages can be found in D:/projects/quartus/38_decoder/38_decoder.fit.smsg. + + diff --git a/38_decoder/38_decoder.fit.smsg b/38_decoder/38_decoder.fit.smsg new file mode 100644 index 0000000..14764e7 --- /dev/null +++ b/38_decoder/38_decoder.fit.smsg @@ -0,0 +1,6 @@ +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks diff --git a/38_decoder/38_decoder.fit.summary b/38_decoder/38_decoder.fit.summary new file mode 100644 index 0000000..23abfbc --- /dev/null +++ b/38_decoder/38_decoder.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Mon Mar 07 09:13:06 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : 38_decoder +Top-level Entity Name : 38_decoder +Family : Cyclone II +Device : EP2C8Q208C8 +Timing Models : Final +Total logic elements : 8 / 8,256 ( < 1 % ) + Total combinational functions : 8 / 8,256 ( < 1 % ) + Dedicated logic registers : 0 / 8,256 ( 0 % ) +Total registers : 0 +Total pins : 11 / 138 ( 8 % ) +Total virtual pins : 0 +Total memory bits : 0 / 165,888 ( 0 % ) +Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % ) +Total PLLs : 0 / 2 ( 0 % ) diff --git a/38_decoder/38_decoder.flow.rpt b/38_decoder/38_decoder.flow.rpt new file mode 100644 index 0000000..3452d9e --- /dev/null +++ b/38_decoder/38_decoder.flow.rpt @@ -0,0 +1,121 @@ +Flow report for 38_decoder +Mon Mar 07 09:13:08 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Mon Mar 07 09:13:08 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; 38_decoder ; +; Top-level Entity Name ; 38_decoder ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Met timing requirements ; Yes ; +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 8 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 11 / 138 ( 8 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 03/07/2022 09:13:04 ; +; Main task ; Compilation ; +; Revision Name ; 38_decoder ; ++-------------------+---------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+-----------------------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+-----------------------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 220283517943889.164661558410840 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; MISC_FILE ; D:/projects/quartus/38_decoder/38_decoder.dpf ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+-----------------------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:00 ; 1.0 ; 245 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 306 MB ; 00:00:01 ; +; Assembler ; 00:00:00 ; 1.0 ; 241 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Total ; 00:00:01 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off 38_decoder -c 38_decoder +quartus_fit --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder +quartus_asm --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder +quartus_tan --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder --timing_analysis_only + + + diff --git a/38_decoder/38_decoder.map.rpt b/38_decoder/38_decoder.map.rpt new file mode 100644 index 0000000..ee4c415 --- /dev/null +++ b/38_decoder/38_decoder.map.rpt @@ -0,0 +1,218 @@ +Analysis & Synthesis report for 38_decoder +Mon Mar 07 09:13:04 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Mon Mar 07 09:13:04 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; 38_decoder ; +; Top-level Entity Name ; 38_decoder ; +; Family ; Cyclone II ; +; Total logic elements ; 8 ; +; Total combinational functions ; 8 ; +; Dedicated logic registers ; 0 ; +; Total registers ; 0 ; +; Total pins ; 11 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 0 ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP2C8Q208C8 ; ; +; Top-level entity name ; 38_decoder ; 38_decoder ; +; Family name ; Cyclone II ; Stratix II ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Optimization Technique ; Balanced ; Balanced ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++--------------------------------------------------------------+--------------------+--------------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------+-----------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------------------+-----------------------------------------------+ +; 38_decoder.bdf ; yes ; User Block Diagram/Schematic File ; D:/projects/quartus/38_decoder/38_decoder.bdf ; ++----------------------------------+-----------------+------------------------------------+-----------------------------------------------+ + + ++-----------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+-------+ +; Resource ; Usage ; ++---------------------------------------------+-------+ +; Estimated Total logic elements ; 8 ; +; ; ; +; Total combinational functions ; 8 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 0 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 8 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers ; 0 ; +; -- Dedicated logic registers ; 0 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 11 ; +; Maximum fan-out node ; I2 ; +; Maximum fan-out ; 8 ; +; Total fan-out ; 32 ; +; Average fan-out ; 1.68 ; ++---------------------------------------------+-------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; |38_decoder ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 11 ; 0 ; |38_decoder ; work ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 0 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 0 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:13:04 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 38_decoder -c 38_decoder +Info: Found 1 design units, including 1 entities, in source file 38_decoder.bdf + Info: Found entity 1: 38_decoder +Info: Elaborating entity "38_decoder" for the top level hierarchy +Info: Implemented 19 device resources after synthesis - the final resource count might be different + Info: Implemented 3 input pins + Info: Implemented 8 output pins + Info: Implemented 8 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 248 megabytes + Info: Processing ended: Mon Mar 07 09:13:04 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/38_decoder/38_decoder.map.summary b/38_decoder/38_decoder.map.summary new file mode 100644 index 0000000..20c6ab9 --- /dev/null +++ b/38_decoder/38_decoder.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Mon Mar 07 09:13:04 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : 38_decoder +Top-level Entity Name : 38_decoder +Family : Cyclone II +Total logic elements : 8 + Total combinational functions : 8 + Dedicated logic registers : 0 +Total registers : 0 +Total pins : 11 +Total virtual pins : 0 +Total memory bits : 0 +Embedded Multiplier 9-bit elements : 0 +Total PLLs : 0 diff --git a/38_decoder/38_decoder.pin b/38_decoder/38_decoder.pin new file mode 100644 index 0000000..32bdd6e --- /dev/null +++ b/38_decoder/38_decoder.pin @@ -0,0 +1,278 @@ + -- Copyright (C) 1991-2009 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks (Bank 13, 14, 15, 16 and 17), + -- connect each pin marked GND* either individually through a 10k Ohm resistor + -- to GND or tie all pins together and connect through a single 10k Ohm resistor + -- to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +CHIP "38_decoder" ASSIGNED TO AN: EP2C8Q208C8 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 1 : input : 3.3-V LVTTL : : 1 : N +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 2 : input : 3.3-V LVTTL : : 1 : N +GND* : 3 : : : : 1 : +GND* : 4 : : : : 1 : +GND* : 5 : : : : 1 : +GND* : 6 : : : : 1 : +VCCIO1 : 7 : power : : 3.3V : 1 : +GND* : 8 : : : : 1 : +GND : 9 : gnd : : : : +GND* : 10 : : : : 1 : +GND* : 11 : : : : 1 : +GND* : 12 : : : : 1 : +GND* : 13 : : : : 1 : +I1 : 14 : input : 3.3-V LVTTL : : 1 : N +GND* : 15 : : : : 1 : +TDO : 16 : output : : : 1 : +TMS : 17 : input : : : 1 : +TCK : 18 : input : : : 1 : +TDI : 19 : input : : : 1 : +DATA0 : 20 : input : : : 1 : +DCLK : 21 : : : : 1 : +nCE : 22 : : : : 1 : +GND+ : 23 : : : : 1 : +GND+ : 24 : : : : 1 : +GND : 25 : gnd : : : : +nCONFIG : 26 : : : : 1 : +GND+ : 27 : : : : 1 : +GND+ : 28 : : : : 1 : +VCCIO1 : 29 : power : : 3.3V : 1 : +Y4 : 30 : output : 3.3-V LVTTL : : 1 : N +GND* : 31 : : : : 1 : +VCCINT : 32 : power : : 1.2V : : +Y3 : 33 : output : 3.3-V LVTTL : : 1 : N +Y6 : 34 : output : 3.3-V LVTTL : : 1 : N +I0 : 35 : input : 3.3-V LVTTL : : 1 : N +GND : 36 : gnd : : : : +Y1 : 37 : output : 3.3-V LVTTL : : 1 : N +GND : 38 : gnd : : : : +Y7 : 39 : output : 3.3-V LVTTL : : 1 : N +GND* : 40 : : : : 1 : +I2 : 41 : input : 3.3-V LVTTL : : 1 : N +VCCIO1 : 42 : power : : 3.3V : 1 : +GND* : 43 : : : : 1 : +GND* : 44 : : : : 1 : +Y0 : 45 : output : 3.3-V LVTTL : : 1 : N +GND* : 46 : : : : 1 : +GND* : 47 : : : : 1 : +GND* : 48 : : : : 1 : +GND : 49 : gnd : : : : +GND_PLL1 : 50 : gnd : : : : +VCCD_PLL1 : 51 : power : : 1.2V : : +GND_PLL1 : 52 : gnd : : : : +VCCA_PLL1 : 53 : power : : 1.2V : : +GNDA_PLL1 : 54 : gnd : : : : +GND : 55 : gnd : : : : +GND* : 56 : : : : 4 : +GND* : 57 : : : : 4 : +GND* : 58 : : : : 4 : +GND* : 59 : : : : 4 : +GND* : 60 : : : : 4 : +GND* : 61 : : : : 4 : +VCCIO4 : 62 : power : : 3.3V : 4 : +GND* : 63 : : : : 4 : +GND* : 64 : : : : 4 : +GND : 65 : gnd : : : : +VCCINT : 66 : power : : 1.2V : : +GND* : 67 : : : : 4 : +GND* : 68 : : : : 4 : +GND* : 69 : : : : 4 : +GND* : 70 : : : : 4 : +VCCIO4 : 71 : power : : 3.3V : 4 : +GND* : 72 : : : : 4 : +GND : 73 : gnd : : : : +GND* : 74 : : : : 4 : +GND* : 75 : : : : 4 : +GND* : 76 : : : : 4 : +GND* : 77 : : : : 4 : +GND : 78 : gnd : : : : +VCCINT : 79 : power : : 1.2V : : +GND* : 80 : : : : 4 : +GND* : 81 : : : : 4 : +GND* : 82 : : : : 4 : +VCCIO4 : 83 : power : : 3.3V : 4 : +GND* : 84 : : : : 4 : +GND : 85 : gnd : : : : +GND* : 86 : : : : 4 : +GND* : 87 : : : : 4 : +GND* : 88 : : : : 4 : +GND* : 89 : : : : 4 : +GND* : 90 : : : : 4 : +VCCIO4 : 91 : power : : 3.3V : 4 : +GND* : 92 : : : : 4 : +GND : 93 : gnd : : : : +GND* : 94 : : : : 4 : +GND* : 95 : : : : 4 : +GND* : 96 : : : : 4 : +GND* : 97 : : : : 4 : +VCCIO4 : 98 : power : : 3.3V : 4 : +GND* : 99 : : : : 4 : +GND : 100 : gnd : : : : +GND* : 101 : : : : 4 : +GND* : 102 : : : : 4 : +GND* : 103 : : : : 4 : +GND* : 104 : : : : 4 : +GND* : 105 : : : : 3 : +GND* : 106 : : : : 3 : +GND* : 107 : : : : 3 : +~LVDS54p/nCEO~ : 108 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 109 : power : : 3.3V : 3 : +GND* : 110 : : : : 3 : +GND : 111 : gnd : : : : +GND* : 112 : : : : 3 : +GND* : 113 : : : : 3 : +GND* : 114 : : : : 3 : +GND* : 115 : : : : 3 : +GND* : 116 : : : : 3 : +GND* : 117 : : : : 3 : +GND* : 118 : : : : 3 : +GND : 119 : gnd : : : : +VCCINT : 120 : power : : 1.2V : : +nSTATUS : 121 : : : : 3 : +VCCIO3 : 122 : power : : 3.3V : 3 : +CONF_DONE : 123 : : : : 3 : +GND : 124 : gnd : : : : +MSEL1 : 125 : : : : 3 : +MSEL0 : 126 : : : : 3 : +GND* : 127 : : : : 3 : +GND* : 128 : : : : 3 : +GND+ : 129 : : : : 3 : +GND+ : 130 : : : : 3 : +GND+ : 131 : : : : 3 : +GND+ : 132 : : : : 3 : +GND* : 133 : : : : 3 : +GND* : 134 : : : : 3 : +GND* : 135 : : : : 3 : +VCCIO3 : 136 : power : : 3.3V : 3 : +GND* : 137 : : : : 3 : +GND* : 138 : : : : 3 : +GND* : 139 : : : : 3 : +GND : 140 : gnd : : : : +GND* : 141 : : : : 3 : +GND* : 142 : : : : 3 : +GND* : 143 : : : : 3 : +GND* : 144 : : : : 3 : +GND* : 145 : : : : 3 : +GND* : 146 : : : : 3 : +GND* : 147 : : : : 3 : +VCCIO3 : 148 : power : : 3.3V : 3 : +GND* : 149 : : : : 3 : +GND* : 150 : : : : 3 : +GND* : 151 : : : : 3 : +GND* : 152 : : : : 3 : +GND : 153 : gnd : : : : +GND_PLL2 : 154 : gnd : : : : +VCCD_PLL2 : 155 : power : : 1.2V : : +GND_PLL2 : 156 : gnd : : : : +VCCA_PLL2 : 157 : power : : 1.2V : : +GNDA_PLL2 : 158 : gnd : : : : +GND : 159 : gnd : : : : +GND* : 160 : : : : 2 : +GND* : 161 : : : : 2 : +GND* : 162 : : : : 2 : +GND* : 163 : : : : 2 : +GND* : 164 : : : : 2 : +GND* : 165 : : : : 2 : +VCCIO2 : 166 : power : : 3.3V : 2 : +GND : 167 : gnd : : : : +GND* : 168 : : : : 2 : +GND* : 169 : : : : 2 : +GND* : 170 : : : : 2 : +GND* : 171 : : : : 2 : +VCCIO2 : 172 : power : : 3.3V : 2 : +GND* : 173 : : : : 2 : +GND : 174 : gnd : : : : +GND* : 175 : : : : 2 : +GND* : 176 : : : : 2 : +GND : 177 : gnd : : : : +VCCINT : 178 : power : : 1.2V : : +GND* : 179 : : : : 2 : +GND* : 180 : : : : 2 : +GND* : 181 : : : : 2 : +GND* : 182 : : : : 2 : +VCCIO2 : 183 : power : : 3.3V : 2 : +GND : 184 : gnd : : : : +GND* : 185 : : : : 2 : +GND : 186 : gnd : : : : +GND* : 187 : : : : 2 : +GND* : 188 : : : : 2 : +GND* : 189 : : : : 2 : +VCCINT : 190 : power : : 1.2V : : +GND* : 191 : : : : 2 : +GND* : 192 : : : : 2 : +GND* : 193 : : : : 2 : +VCCIO2 : 194 : power : : 3.3V : 2 : +Y2 : 195 : output : 3.3-V LVTTL : : 2 : N +GND : 196 : gnd : : : : +GND* : 197 : : : : 2 : +GND* : 198 : : : : 2 : +GND* : 199 : : : : 2 : +GND* : 200 : : : : 2 : +GND* : 201 : : : : 2 : +VCCIO2 : 202 : power : : 3.3V : 2 : +GND* : 203 : : : : 2 : +GND : 204 : gnd : : : : +GND* : 205 : : : : 2 : +GND* : 206 : : : : 2 : +GND* : 207 : : : : 2 : +Y5 : 208 : output : 3.3-V LVTTL : : 2 : N diff --git a/38_decoder/38_decoder.pof b/38_decoder/38_decoder.pof new file mode 100644 index 0000000..bbba2ec Binary files /dev/null and b/38_decoder/38_decoder.pof differ diff --git a/38_decoder/38_decoder.qpf b/38_decoder/38_decoder.qpf new file mode 100644 index 0000000..4915b73 --- /dev/null +++ b/38_decoder/38_decoder.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 09:11:53 March 07, 2022 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "9.0" +DATE = "09:11:53 March 07, 2022" + +# Revisions + +PROJECT_REVISION = "38_decoder" diff --git a/38_decoder/38_decoder.qsf b/38_decoder/38_decoder.qsf new file mode 100644 index 0000000..c51ed34 --- /dev/null +++ b/38_decoder/38_decoder.qsf @@ -0,0 +1,54 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 09:11:53 March 07, 2022 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# 38_decoder_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Cyclone II" +set_global_assignment -name DEVICE EP2C8Q208C8 +set_global_assignment -name TOP_LEVEL_ENTITY 38_decoder +set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:11:53 MARCH 07, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name MISC_FILE "D:/projects/quartus/38_decoder/38_decoder.dpf" +set_global_assignment -name BDF_FILE 38_decoder.bdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" \ No newline at end of file diff --git a/38_decoder/38_decoder.qws b/38_decoder/38_decoder.qws new file mode 100644 index 0000000..4e30f11 --- /dev/null +++ b/38_decoder/38_decoder.qws @@ -0,0 +1,14 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] +DocPathName=38_decoder.bdf +DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde} +IsChildFrameDetached=False +IsActiveChildFrame=True +ptn_Child1=StateMap diff --git a/38_decoder/38_decoder.sof b/38_decoder/38_decoder.sof new file mode 100644 index 0000000..44209ac Binary files /dev/null and b/38_decoder/38_decoder.sof differ diff --git a/38_decoder/38_decoder.tan.rpt b/38_decoder/38_decoder.tan.rpt new file mode 100644 index 0000000..c0b61b4 --- /dev/null +++ b/38_decoder/38_decoder.tan.rpt @@ -0,0 +1,149 @@ +Classic Timing Analyzer report for 38_decoder +Mon Mar 07 09:13:08 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Parallel Compilation + 5. tpd + 6. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Worst-case tpd ; N/A ; None ; 13.383 ns ; I2 ; Y2 ; -- ; -- ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 0 ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Device Name ; EP2C8Q208C8 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; Off ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 1 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; 0.0% ; ++----------------------------+-------------+ + + ++---------------------------------------------------------+ +; tpd ; ++-------+-------------------+-----------------+------+----+ +; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; ++-------+-------------------+-----------------+------+----+ +; N/A ; None ; 13.383 ns ; I2 ; Y2 ; +; N/A ; None ; 13.370 ns ; I1 ; Y2 ; +; N/A ; None ; 12.806 ns ; I0 ; Y2 ; +; N/A ; None ; 12.348 ns ; I2 ; Y5 ; +; N/A ; None ; 12.185 ns ; I1 ; Y5 ; +; N/A ; None ; 11.620 ns ; I0 ; Y5 ; +; N/A ; None ; 11.545 ns ; I2 ; Y4 ; +; N/A ; None ; 11.530 ns ; I2 ; Y7 ; +; N/A ; None ; 11.492 ns ; I2 ; Y0 ; +; N/A ; None ; 11.439 ns ; I1 ; Y0 ; +; N/A ; None ; 11.438 ns ; I2 ; Y1 ; +; N/A ; None ; 11.402 ns ; I1 ; Y7 ; +; N/A ; None ; 11.395 ns ; I1 ; Y4 ; +; N/A ; None ; 11.382 ns ; I1 ; Y1 ; +; N/A ; None ; 11.296 ns ; I1 ; Y3 ; +; N/A ; None ; 11.292 ns ; I2 ; Y3 ; +; N/A ; None ; 11.129 ns ; I2 ; Y6 ; +; N/A ; None ; 11.012 ns ; I1 ; Y6 ; +; N/A ; None ; 10.880 ns ; I0 ; Y0 ; +; N/A ; None ; 10.837 ns ; I0 ; Y7 ; +; N/A ; None ; 10.822 ns ; I0 ; Y1 ; +; N/A ; None ; 10.819 ns ; I0 ; Y4 ; +; N/A ; None ; 10.717 ns ; I0 ; Y3 ; +; N/A ; None ; 10.444 ns ; I0 ; Y6 ; ++-------+-------------------+-----------------+------+----+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:13:08 2022 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder --timing_analysis_only +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Longest tpd from source pin "I2" to destination pin "Y2" is 13.383 ns + Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_41; Fanout = 8; PIN Node = 'I2' + Info: 2: + IC(5.786 ns) + CELL(0.499 ns) = 7.280 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 1; COMB Node = 'inst10~3' + Info: 3: + IC(2.847 ns) + CELL(3.256 ns) = 13.383 ns; Loc. = PIN_195; Fanout = 0; PIN Node = 'Y2' + Info: Total cell delay = 4.750 ns ( 35.49 % ) + Info: Total interconnect delay = 8.633 ns ( 64.51 % ) +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 212 megabytes + Info: Processing ended: Mon Mar 07 09:13:08 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/38_decoder/38_decoder.tan.summary b/38_decoder/38_decoder.tan.summary new file mode 100644 index 0000000..372a7d7 --- /dev/null +++ b/38_decoder/38_decoder.tan.summary @@ -0,0 +1,26 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tpd +Slack : N/A +Required Time : None +Actual Time : 13.383 ns +From : I2 +To : Y2 +From Clock : -- +To Clock : -- +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- + diff --git a/38_decoder/db/38_decoder.(0).cnf.cdb b/38_decoder/db/38_decoder.(0).cnf.cdb new file mode 100644 index 0000000..a153ce4 Binary files /dev/null and b/38_decoder/db/38_decoder.(0).cnf.cdb differ diff --git a/38_decoder/db/38_decoder.(0).cnf.hdb b/38_decoder/db/38_decoder.(0).cnf.hdb new file mode 100644 index 0000000..1277c6c Binary files /dev/null and b/38_decoder/db/38_decoder.(0).cnf.hdb differ diff --git a/38_decoder/db/38_decoder.asm.qmsg b/38_decoder/db/38_decoder.asm.qmsg new file mode 100644 index 0000000..9297466 --- /dev/null +++ b/38_decoder/db/38_decoder.asm.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:13:07 2022 " "Info: Processing started: Mon Mar 07 09:13:07 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" { } { } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1} +{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" { } { } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:13:07 2022 " "Info: Processing ended: Mon Mar 07 09:13:07 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/38_decoder/db/38_decoder.asm_labs.ddb b/38_decoder/db/38_decoder.asm_labs.ddb new file mode 100644 index 0000000..cf5c209 Binary files /dev/null and b/38_decoder/db/38_decoder.asm_labs.ddb differ diff --git a/38_decoder/db/38_decoder.cbx.xml b/38_decoder/db/38_decoder.cbx.xml new file mode 100644 index 0000000..1cdca43 --- /dev/null +++ b/38_decoder/db/38_decoder.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/38_decoder/db/38_decoder.cmp.bpm b/38_decoder/db/38_decoder.cmp.bpm new file mode 100644 index 0000000..8c0b460 Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.bpm differ diff --git a/38_decoder/db/38_decoder.cmp.cdb b/38_decoder/db/38_decoder.cmp.cdb new file mode 100644 index 0000000..6a432b9 Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.cdb differ diff --git a/38_decoder/db/38_decoder.cmp.ecobp b/38_decoder/db/38_decoder.cmp.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.ecobp differ diff --git a/38_decoder/db/38_decoder.cmp.hdb b/38_decoder/db/38_decoder.cmp.hdb new file mode 100644 index 0000000..47b0a26 Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.hdb differ diff --git a/38_decoder/db/38_decoder.cmp.kpt b/38_decoder/db/38_decoder.cmp.kpt new file mode 100644 index 0000000..b3d0454 --- /dev/null +++ b/38_decoder/db/38_decoder.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/38_decoder/db/38_decoder.cmp.logdb b/38_decoder/db/38_decoder.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/38_decoder/db/38_decoder.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/38_decoder/db/38_decoder.cmp.rdb b/38_decoder/db/38_decoder.cmp.rdb new file mode 100644 index 0000000..8a84e47 Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.rdb differ diff --git a/38_decoder/db/38_decoder.cmp.tdb b/38_decoder/db/38_decoder.cmp.tdb new file mode 100644 index 0000000..7da23b4 Binary files /dev/null and b/38_decoder/db/38_decoder.cmp.tdb differ diff --git a/38_decoder/db/38_decoder.cmp0.ddb b/38_decoder/db/38_decoder.cmp0.ddb new file mode 100644 index 0000000..2d674db Binary files /dev/null and b/38_decoder/db/38_decoder.cmp0.ddb differ diff --git a/38_decoder/db/38_decoder.cmp2.ddb b/38_decoder/db/38_decoder.cmp2.ddb new file mode 100644 index 0000000..1a4c4ba Binary files /dev/null and b/38_decoder/db/38_decoder.cmp2.ddb differ diff --git a/38_decoder/db/38_decoder.cmp_merge.kpt b/38_decoder/db/38_decoder.cmp_merge.kpt new file mode 100644 index 0000000..403a29b --- /dev/null +++ b/38_decoder/db/38_decoder.cmp_merge.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/38_decoder/db/38_decoder.db_info b/38_decoder/db/38_decoder.db_info new file mode 100644 index 0000000..8c38eaa --- /dev/null +++ b/38_decoder/db/38_decoder.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +Version_Index = 167832322 +Creation_Time = Mon Mar 07 09:11:53 2022 diff --git a/38_decoder/db/38_decoder.eco.cdb b/38_decoder/db/38_decoder.eco.cdb new file mode 100644 index 0000000..6612017 Binary files /dev/null and b/38_decoder/db/38_decoder.eco.cdb differ diff --git a/38_decoder/db/38_decoder.fit.qmsg b/38_decoder/db/38_decoder.fit.qmsg new file mode 100644 index 0000000..a04d2f2 --- /dev/null +++ b/38_decoder/db/38_decoder.fit.qmsg @@ -0,0 +1,39 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:13:05 2022 " "Info: Processing started: Mon Mar 07 09:13:05 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "IMPP_MPP_USER_DEVICE" "38_decoder EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"38_decoder\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} } { } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1} +{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} } { } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "11 11 " "Warning: No exact pin location assignment(s) for 11 pins of 11 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7 " "Info: Pin Y7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y7 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 40 664 840 56 "Y7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y0 " "Info: Pin Y0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y0 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 376 664 840 392 "Y0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1 " "Info: Pin Y1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y1 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 328 664 840 344 "Y1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2 " "Info: Pin Y2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y2 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 280 664 840 296 "Y2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3 " "Info: Pin Y3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y3 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 232 664 840 248 "Y3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4 " "Info: Pin Y4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y4 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 184 664 840 200 "Y4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y5 " "Info: Pin Y5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y5 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 136 664 840 152 "Y5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6 " "Info: Pin Y6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y6 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 88 664 840 104 "Y6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I2 " "Info: Pin I2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { I2 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 144 32 200 160 "I2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I0 " "Info: Pin I0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { I0 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 328 32 200 344 "I0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "I1 " "Info: Pin I1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { I1 } } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 240 32 200 256 "I1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} } { } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1} +{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." { } { } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0 0 "Starting register packing" 0 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" { } { } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" { } { } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" { } { } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" { } { } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1} } { } 0 0 "Finished register packing" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "11 unused 3.3V 3 8 0 " "Info: Number of I/O pins in group: 11 (unused VREF, 3.3V VCCIO, 3 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." { } { } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1} } { } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} } { } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" { } { } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" { } { } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" { } { } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1} } { } 0 0 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1} +{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} } { } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." { } { } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1} +{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/quartus/38_decoder/38_decoder.fit.smsg " "Info: Generated suppressed messages file D:/projects/quartus/38_decoder/38_decoder.fit.smsg" { } { } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:13:06 2022 " "Info: Processing ended: Mon Mar 07 09:13:06 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/38_decoder/db/38_decoder.hier_info b/38_decoder/db/38_decoder.hier_info new file mode 100644 index 0000000..00ca1e3 --- /dev/null +++ b/38_decoder/db/38_decoder.hier_info @@ -0,0 +1,26 @@ +|38_decoder +Y7 <= inst3.DB_MAX_OUTPUT_PORT_TYPE +I2 => inst3.IN0 +I2 => inst.IN0 +I2 => inst6.IN0 +I2 => inst5.IN0 +I2 => inst4.IN0 +I1 => inst3.IN1 +I1 => inst1.IN0 +I1 => inst8.IN1 +I1 => inst7.IN1 +I1 => inst4.IN1 +I0 => inst3.IN2 +I0 => inst2.IN0 +I0 => inst9.IN2 +I0 => inst7.IN2 +I0 => inst5.IN2 +Y0 <= inst10.DB_MAX_OUTPUT_PORT_TYPE +Y1 <= inst9.DB_MAX_OUTPUT_PORT_TYPE +Y2 <= inst8.DB_MAX_OUTPUT_PORT_TYPE +Y3 <= inst7.DB_MAX_OUTPUT_PORT_TYPE +Y4 <= inst6.DB_MAX_OUTPUT_PORT_TYPE +Y5 <= inst5.DB_MAX_OUTPUT_PORT_TYPE +Y6 <= inst4.DB_MAX_OUTPUT_PORT_TYPE + + diff --git a/38_decoder/db/38_decoder.hif b/38_decoder/db/38_decoder.hif new file mode 100644 index 0000000..2a7a787 --- /dev/null +++ b/38_decoder/db/38_decoder.hif @@ -0,0 +1,42 @@ +Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +11 +936 +OFF +OFF +OFF +ON +ON +ON +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +38_decoder +# storage +db|38_decoder.(0).cnf +db|38_decoder.(0).cnf +# case_insensitive +# source_file +38_decoder.bdf +ce95eaa7a0801a2b705ca5ea74e4b7a +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +| +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/38_decoder/db/38_decoder.lpc.html b/38_decoder/db/38_decoder.lpc.html new file mode 100644 index 0000000..fd4875d --- /dev/null +++ b/38_decoder/db/38_decoder.lpc.html @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + +
HierarchyInputConstant InputUnused InputFloating InputOutputConstant OutputUnused OutputFloating OutputBidirConstant BidirUnused BidirInput only BidirOutput only Bidir
diff --git a/38_decoder/db/38_decoder.lpc.rdb b/38_decoder/db/38_decoder.lpc.rdb new file mode 100644 index 0000000..8bd163a Binary files /dev/null and b/38_decoder/db/38_decoder.lpc.rdb differ diff --git a/38_decoder/db/38_decoder.lpc.txt b/38_decoder/db/38_decoder.lpc.txt new file mode 100644 index 0000000..a463804 --- /dev/null +++ b/38_decoder/db/38_decoder.lpc.txt @@ -0,0 +1,5 @@ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Legal Partition Candidates ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ diff --git a/38_decoder/db/38_decoder.map.bpm b/38_decoder/db/38_decoder.map.bpm new file mode 100644 index 0000000..ec26f38 Binary files /dev/null and b/38_decoder/db/38_decoder.map.bpm differ diff --git a/38_decoder/db/38_decoder.map.cdb b/38_decoder/db/38_decoder.map.cdb new file mode 100644 index 0000000..453776c Binary files /dev/null and b/38_decoder/db/38_decoder.map.cdb differ diff --git a/38_decoder/db/38_decoder.map.ecobp b/38_decoder/db/38_decoder.map.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/38_decoder/db/38_decoder.map.ecobp differ diff --git a/38_decoder/db/38_decoder.map.hdb b/38_decoder/db/38_decoder.map.hdb new file mode 100644 index 0000000..b3363bc Binary files /dev/null and b/38_decoder/db/38_decoder.map.hdb differ diff --git a/38_decoder/db/38_decoder.map.kpt b/38_decoder/db/38_decoder.map.kpt new file mode 100644 index 0000000..6ff2b4b --- /dev/null +++ b/38_decoder/db/38_decoder.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/38_decoder/db/38_decoder.map.logdb b/38_decoder/db/38_decoder.map.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/38_decoder/db/38_decoder.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/38_decoder/db/38_decoder.map.qmsg b/38_decoder/db/38_decoder.map.qmsg new file mode 100644 index 0000000..bba0833 --- /dev/null +++ b/38_decoder/db/38_decoder.map.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:13:04 2022 " "Info: Processing started: Mon Mar 07 09:13:04 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 38_decoder -c 38_decoder " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 38_decoder -c 38_decoder" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "38_decoder.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 38_decoder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 38_decoder " "Info: Found entity 1: 38_decoder" { } { { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "38_decoder " "Info: Elaborating entity \"38_decoder\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Info: Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Info: Implemented 3 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:13:04 2022 " "Info: Processing ended: Mon Mar 07 09:13:04 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/38_decoder/db/38_decoder.map_bb.cdb b/38_decoder/db/38_decoder.map_bb.cdb new file mode 100644 index 0000000..f5593b6 Binary files /dev/null and b/38_decoder/db/38_decoder.map_bb.cdb differ diff --git a/38_decoder/db/38_decoder.map_bb.hdb b/38_decoder/db/38_decoder.map_bb.hdb new file mode 100644 index 0000000..7a55a4a Binary files /dev/null and b/38_decoder/db/38_decoder.map_bb.hdb differ diff --git a/38_decoder/db/38_decoder.map_bb.logdb b/38_decoder/db/38_decoder.map_bb.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/38_decoder/db/38_decoder.map_bb.logdb @@ -0,0 +1 @@ +v1 diff --git a/38_decoder/db/38_decoder.pre_map.cdb b/38_decoder/db/38_decoder.pre_map.cdb new file mode 100644 index 0000000..a1e0f2b Binary files /dev/null and b/38_decoder/db/38_decoder.pre_map.cdb differ diff --git a/38_decoder/db/38_decoder.pre_map.hdb b/38_decoder/db/38_decoder.pre_map.hdb new file mode 100644 index 0000000..755d0df Binary files /dev/null and b/38_decoder/db/38_decoder.pre_map.hdb differ diff --git a/38_decoder/db/38_decoder.rtlv.hdb b/38_decoder/db/38_decoder.rtlv.hdb new file mode 100644 index 0000000..ddf7de4 Binary files /dev/null and b/38_decoder/db/38_decoder.rtlv.hdb differ diff --git a/38_decoder/db/38_decoder.rtlv_sg.cdb b/38_decoder/db/38_decoder.rtlv_sg.cdb new file mode 100644 index 0000000..f1f7e31 Binary files /dev/null and b/38_decoder/db/38_decoder.rtlv_sg.cdb differ diff --git a/38_decoder/db/38_decoder.rtlv_sg_swap.cdb b/38_decoder/db/38_decoder.rtlv_sg_swap.cdb new file mode 100644 index 0000000..bccc94e Binary files /dev/null and b/38_decoder/db/38_decoder.rtlv_sg_swap.cdb differ diff --git a/38_decoder/db/38_decoder.sgdiff.cdb b/38_decoder/db/38_decoder.sgdiff.cdb new file mode 100644 index 0000000..a321ed4 Binary files /dev/null and b/38_decoder/db/38_decoder.sgdiff.cdb differ diff --git a/38_decoder/db/38_decoder.sgdiff.hdb b/38_decoder/db/38_decoder.sgdiff.hdb new file mode 100644 index 0000000..f17bae6 Binary files /dev/null and b/38_decoder/db/38_decoder.sgdiff.hdb differ diff --git a/38_decoder/db/38_decoder.sld_design_entry.sci b/38_decoder/db/38_decoder.sld_design_entry.sci new file mode 100644 index 0000000..904d003 Binary files /dev/null and b/38_decoder/db/38_decoder.sld_design_entry.sci differ diff --git a/38_decoder/db/38_decoder.sld_design_entry_dsc.sci b/38_decoder/db/38_decoder.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2000bdc Binary files /dev/null and b/38_decoder/db/38_decoder.sld_design_entry_dsc.sci differ diff --git a/38_decoder/db/38_decoder.syn_hier_info b/38_decoder/db/38_decoder.syn_hier_info new file mode 100644 index 0000000..e69de29 diff --git a/38_decoder/db/38_decoder.tan.qmsg b/38_decoder/db/38_decoder.tan.qmsg new file mode 100644 index 0000000..a205924 --- /dev/null +++ b/38_decoder/db/38_decoder.tan.qmsg @@ -0,0 +1,6 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:13:08 2022 " "Info: Processing started: Mon Mar 07 09:13:08 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 38_decoder -c 38_decoder --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "ITDB_FULL_TPD_RESULT" "I2 Y2 13.383 ns Longest " "Info: Longest tpd from source pin \"I2\" to destination pin \"Y2\" is 13.383 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns I2 1 PIN PIN_41 8 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_41; Fanout = 8; PIN Node = 'I2'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { I2 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 144 32 200 160 "I2" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.786 ns) + CELL(0.499 ns) 7.280 ns inst10~3 2 COMB LCCOMB_X1_Y7_N22 1 " "Info: 2: + IC(5.786 ns) + CELL(0.499 ns) = 7.280 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 1; COMB Node = 'inst10~3'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.285 ns" { I2 inst10~3 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 360 544 608 408 "inst10" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.847 ns) + CELL(3.256 ns) 13.383 ns Y2 3 PIN PIN_195 0 " "Info: 3: + IC(2.847 ns) + CELL(3.256 ns) = 13.383 ns; Loc. = PIN_195; Fanout = 0; PIN Node = 'Y2'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.103 ns" { inst10~3 Y2 } "NODE_NAME" } } { "38_decoder.bdf" "" { Schematic "D:/projects/quartus/38_decoder/38_decoder.bdf" { { 280 664 840 296 "Y2" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.750 ns ( 35.49 % ) " "Info: Total cell delay = 4.750 ns ( 35.49 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.633 ns ( 64.51 % ) " "Info: Total interconnect delay = 8.633 ns ( 64.51 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.383 ns" { I2 inst10~3 Y2 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.383 ns" { I2 {} I2~combout {} inst10~3 {} Y2 {} } { 0.000ns 0.000ns 5.786ns 2.847ns } { 0.000ns 0.995ns 0.499ns 3.256ns } "" } } } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:13:08 2022 " "Info: Processing ended: Mon Mar 07 09:13:08 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/38_decoder/db/38_decoder.tis_db_list.ddb b/38_decoder/db/38_decoder.tis_db_list.ddb new file mode 100644 index 0000000..2a9a6ed Binary files /dev/null and b/38_decoder/db/38_decoder.tis_db_list.ddb differ diff --git a/38_decoder/db/38_decoder.tmw_info b/38_decoder/db/38_decoder.tmw_info new file mode 100644 index 0000000..15a6255 --- /dev/null +++ b/38_decoder/db/38_decoder.tmw_info @@ -0,0 +1,6 @@ +start_full_compilation:s:00:00:05 +start_analysis_synthesis:s:00:00:01-start_full_compilation +start_analysis_elaboration:s-start_full_compilation +start_fitter:s:00:00:02-start_full_compilation +start_assembler:s:00:00:01-start_full_compilation +start_timing_analyzer:s:00:00:01-start_full_compilation diff --git a/38_decoder/incremental_db/README b/38_decoder/incremental_db/README new file mode 100644 index 0000000..9f62dcd --- /dev/null +++ b/38_decoder/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.atm b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.atm new file mode 100644 index 0000000..a62601d Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.atm differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.dfp b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.dfp new file mode 100644 index 0000000..b1c67d6 Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.dfp differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.hdbx b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.hdbx new file mode 100644 index 0000000..71a9612 Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.hdbx differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.kpt b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.kpt new file mode 100644 index 0000000..c1e72d7 --- /dev/null +++ b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.logdb b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.rcf b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.rcf new file mode 100644 index 0000000..9615120 Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.cmp.rcf differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.atm b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.atm new file mode 100644 index 0000000..150c3be Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.atm differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.dpi b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.dpi new file mode 100644 index 0000000..b6b57a8 Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.dpi differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.hdbx b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.hdbx new file mode 100644 index 0000000..7484251 Binary files /dev/null and b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.hdbx differ diff --git a/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.kpt b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.kpt new file mode 100644 index 0000000..43f4226 --- /dev/null +++ b/38_decoder/incremental_db/compiled_partitions/38_decoder.root_partition.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/README.md b/README.md index b33db2d..57d4cc8 100644 --- a/README.md +++ b/README.md @@ -1,3 +1,27 @@ # quartus -计组课设。 \ No newline at end of file +计组课设。 + +### adder_8b + +8ä½åŠ æ³•è®¡ç®—器。 + +### data_selector + +8ä½æ•°æ®é€‰æ‹©å™¨ï¼ˆäºŒé€‰ä¸€ï¼‰ã€‚ + +### register_8b + +8ä½å¯„存器。 + +### 38_decoder + +3-8译ç å™¨ã€‚ + +### triple_selector_8b + +8ä½æ•°æ®é€‰æ‹©å™¨ï¼ˆä¸‰é€‰ä¸€ï¼‰ã€‚ + +### shifter_8b + +8ä½æ•°æ®ç§»ä½å™¨ã€‚ \ No newline at end of file diff --git a/adder_8b/adder_8b.asm.rpt b/adder_8b/adder_8b.asm.rpt new file mode 100644 index 0000000..5f7ceaf --- /dev/null +++ b/adder_8b/adder_8b.asm.rpt @@ -0,0 +1,129 @@ +Assembler report for adder_8b +Mon Mar 07 10:22:24 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: D:/projects/quartus/adder_8b/adder_8b.sof + 6. Assembler Device Options: D:/projects/quartus/adder_8b/adder_8b.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Mon Mar 07 10:22:24 2022 ; +; Revision Name ; adder_8b ; +; Top-level Entity Name ; adder_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Maintain Compatibility with All Cyclone II M4K Versions ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++-------------------------------------------+ +; Assembler Generated Files ; ++-------------------------------------------+ +; File Name ; ++-------------------------------------------+ +; D:/projects/quartus/adder_8b/adder_8b.sof ; +; D:/projects/quartus/adder_8b/adder_8b.pof ; ++-------------------------------------------+ + + ++---------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/adder_8b/adder_8b.sof ; ++----------------+----------------------------------------------------+ +; Option ; Setting ; ++----------------+----------------------------------------------------+ +; Device ; EP2C8Q208C8 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x000C8655 ; ++----------------+----------------------------------------------------+ + + ++---------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/adder_8b/adder_8b.pof ; ++--------------------+------------------------------------------------+ +; Option ; Setting ; ++--------------------+------------------------------------------------+ +; Device ; EPCS4 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x06F061B0 ; +; Compression Ratio ; 3 ; ++--------------------+------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:22:24 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 242 megabytes + Info: Processing ended: Mon Mar 07 10:22:24 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/adder_8b/adder_8b.bdf b/adder_8b/adder_8b.bdf new file mode 100644 index 0000000..1a7ed04 --- /dev/null +++ b/adder_8b/adder_8b.bdf @@ -0,0 +1,2906 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 48 48 216 64) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 64 216 80) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 344 216 360) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 360 216 376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 640 216 656) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 656 216 672) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 936 216 952) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 952 216 968) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1232 216 1248) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1248 216 1264) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1528 216 1544) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1544 216 1560) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1824 216 1840) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 1840 216 1856) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 2104 216 2120) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 2120 216 2136) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 48 2136 216 2152) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CI" (rect 5 0 16 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 504 32 680 48) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "CO" (rect 90 0 106 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 64 680 80) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S7" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 2120 680 2136) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S0" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 1840 680 1856) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S1" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 1544 680 1560) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S2" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 1248 680 1264) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S3" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 952 680 968) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S4" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 656 680 672) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S5" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 504 360 680 376) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "S6" (rect 90 0 102 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 272 2096 336 2136) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst" (rect 3 29 17 39)(font "Arial" (font_size 6))) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 2208 368 2248) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 2240 464 2280) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 2272 368 2312) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 2104 440 2144) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst5" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 1816 336 1856) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst6" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 1928 368 1968) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst7" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 1960 464 2000) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst8" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 1992 368 2032) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst9" (rect 3 29 26 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 1824 440 1864) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst10" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 1520 336 1560) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst11" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 1632 368 1672) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst12" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 1664 464 1704) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst13" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 1696 368 1736) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst14" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 1528 440 1568) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst15" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 1224 336 1264) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst16" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 1336 368 1376) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst17" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 1368 464 1408) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst18" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 1400 368 1440) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst19" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 1232 440 1272) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst20" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 928 336 968) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst21" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 1040 368 1080) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst22" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 1072 464 1112) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst23" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 1104 368 1144) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst24" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 936 440 976) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst25" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 632 336 672) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst26" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 744 368 784) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst27" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 776 464 816) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst28" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 808 368 848) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst29" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 640 440 680) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst30" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 336 336 376) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst31" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 448 368 488) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst32" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 480 464 520) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst33" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 512 368 552) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst34" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 344 440 384) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst35" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 272 40 336 80) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst36" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(symbol + (rect 304 152 368 192) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst37" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 400 184 464 224) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst38" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 304 216 368 256) + (text "7400" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst39" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (text "3" (rect 7 22 12 34)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (text "2" (rect 7 6 12 18)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 54 14 59 26)(font "Courier New" (bold))(invisible)) + (line (pt 51 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 15 12)(pt 31 12)(line_width 1)) + (line (pt 5 32)(pt 15 32)(line_width 1)) + (line (pt 15 36)(pt 31 36)(line_width 1)) + (line (pt 7 16)(pt 15 16)(line_width 1)) + (line (pt 15 36)(pt 15 12)(line_width 1)) + (arc (pt 31 36)(pt 31 12)(rect 19 12 44 37)(line_width 1)) + (circle (rect 43 20 51 28)(line_width 1)) + ) +) +(symbol + (rect 376 48 440 88) + (text "7486" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst40" (rect 3 29 32 41)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (text "2" (rect 4 5 9 17)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 8 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (text "3" (rect 4 21 9 33)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 8 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (text "1" (rect 52 14 57 26)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 13 13)(pt 24 13)(line_width 1)) + (line (pt 13 35)(pt 24 35)(line_width 1)) + (line (pt 6 32)(pt 10 32)(line_width 1)) + (line (pt 6 16)(pt 11 16)(line_width 1)) + (line (pt 45 21)(pt 48 24)(line_width 1)) + (line (pt 45 27)(pt 48 24)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 24 35)(pt 35 14)(rect -8 -29 57 36)(line_width 1)) + (arc (pt 35 34)(pt 24 13)(rect -8 13 57 78)(line_width 1)) + (arc (pt 2 29)(pt 2 19)(rect -19 8 14 41)(line_width 1)) + ) +) +(connector + (pt 440 2128) + (pt 504 2128) +) +(connector + (pt 352 2144) + (pt 352 2136) +) +(connector + (pt 352 2136) + (pt 376 2136) +) +(connector + (pt 344 2120) + (pt 344 2192) +) +(connector + (pt 344 2192) + (pt 280 2192) +) +(connector + (pt 280 2192) + (pt 280 2224) +) +(connector + (pt 280 2224) + (pt 304 2224) +) +(connector + (pt 256 2144) + (pt 256 2240) +) +(connector + (pt 256 2240) + (pt 304 2240) +) +(connector + (pt 368 2232) + (pt 384 2232) +) +(connector + (pt 384 2232) + (pt 384 2256) +) +(connector + (pt 384 2256) + (pt 400 2256) +) +(connector + (pt 384 2272) + (pt 400 2272) +) +(connector + (pt 384 2296) + (pt 384 2272) +) +(connector + (pt 384 2296) + (pt 368 2296) +) +(connector + (pt 304 2288) + (pt 240 2288) +) +(connector + (pt 240 2288) + (pt 240 2128) +) +(connector + (pt 304 2304) + (pt 224 2304) +) +(connector + (pt 224 2304) + (pt 224 2112) +) +(connector + (pt 440 1848) + (pt 504 1848) +) +(connector + (pt 352 1864) + (pt 352 1856) +) +(connector + (pt 352 1856) + (pt 376 1856) +) +(connector + (pt 344 1840) + (pt 344 1912) +) +(connector + (pt 344 1912) + (pt 280 1912) +) +(connector + (pt 280 1912) + (pt 280 1944) +) +(connector + (pt 280 1944) + (pt 304 1944) +) +(connector + (pt 256 1864) + (pt 256 1960) +) +(connector + (pt 256 1960) + (pt 304 1960) +) +(connector + (pt 368 1952) + (pt 384 1952) +) +(connector + (pt 384 1952) + (pt 384 1976) +) +(connector + (pt 384 1976) + (pt 400 1976) +) +(connector + (pt 384 1992) + (pt 400 1992) +) +(connector + (pt 384 2016) + (pt 384 1992) +) +(connector + (pt 384 2016) + (pt 368 2016) +) +(connector + (pt 304 2008) + (pt 240 2008) +) +(connector + (pt 240 2008) + (pt 240 1848) +) +(connector + (pt 304 2024) + (pt 224 2024) +) +(connector + (pt 224 2024) + (pt 224 1832) +) +(connector + (pt 144 2072) + (pt 144 1864) +) +(connector + (pt 144 2072) + (pt 704 2072) +) +(connector + (pt 704 2264) + (pt 704 2072) +) +(connector + (pt 464 2264) + (pt 704 2264) +) +(connector + (pt 464 1984) + (pt 696 1984) +) +(connector + (pt 696 1768) + (pt 696 1984) +) +(connector + (pt 144 1768) + (pt 696 1768) +) +(connector + (pt 440 1552) + (pt 504 1552) +) +(connector + (pt 352 1568) + (pt 352 1560) +) +(connector + (pt 352 1560) + (pt 376 1560) +) +(connector + (pt 344 1544) + (pt 344 1616) +) +(connector + (pt 344 1616) + (pt 280 1616) +) +(connector + (pt 280 1616) + (pt 280 1648) +) +(connector + (pt 280 1648) + (pt 304 1648) +) +(connector + (pt 256 1568) + (pt 256 1664) +) +(connector + (pt 256 1664) + (pt 304 1664) +) +(connector + (pt 368 1656) + (pt 384 1656) +) +(connector + (pt 384 1656) + (pt 384 1680) +) +(connector + (pt 384 1680) + (pt 400 1680) +) +(connector + (pt 384 1696) + (pt 400 1696) +) +(connector + (pt 384 1720) + (pt 384 1696) +) +(connector + (pt 384 1720) + (pt 368 1720) +) +(connector + (pt 304 1712) + (pt 240 1712) +) +(connector + (pt 240 1712) + (pt 240 1552) +) +(connector + (pt 304 1728) + (pt 224 1728) +) +(connector + (pt 224 1728) + (pt 224 1536) +) +(connector + (pt 464 1688) + (pt 696 1688) +) +(connector + (pt 696 1472) + (pt 696 1688) +) +(connector + (pt 144 1472) + (pt 696 1472) +) +(connector + (pt 144 1568) + (pt 144 1768) +) +(connector + (pt 440 1256) + (pt 504 1256) +) +(connector + (pt 352 1272) + (pt 352 1264) +) +(connector + (pt 352 1264) + (pt 376 1264) +) +(connector + (pt 344 1248) + (pt 344 1320) +) +(connector + (pt 344 1320) + (pt 280 1320) +) +(connector + (pt 280 1320) + (pt 280 1352) +) +(connector + (pt 280 1352) + (pt 304 1352) +) +(connector + (pt 256 1272) + (pt 256 1368) +) +(connector + (pt 256 1368) + (pt 304 1368) +) +(connector + (pt 368 1360) + (pt 384 1360) +) +(connector + (pt 384 1360) + (pt 384 1384) +) +(connector + (pt 384 1384) + (pt 400 1384) +) +(connector + (pt 384 1400) + (pt 400 1400) +) +(connector + (pt 384 1424) + (pt 384 1400) +) +(connector + (pt 384 1424) + (pt 368 1424) +) +(connector + (pt 304 1416) + (pt 240 1416) +) +(connector + (pt 240 1416) + (pt 240 1256) +) +(connector + (pt 304 1432) + (pt 224 1432) +) +(connector + (pt 224 1432) + (pt 224 1240) +) +(connector + (pt 464 1392) + (pt 696 1392) +) +(connector + (pt 696 1176) + (pt 696 1392) +) +(connector + (pt 144 1176) + (pt 696 1176) +) +(connector + (pt 144 1272) + (pt 144 1472) +) +(connector + (pt 440 960) + (pt 504 960) +) +(connector + (pt 352 976) + (pt 352 968) +) +(connector + (pt 352 968) + (pt 376 968) +) +(connector + (pt 344 952) + (pt 344 1024) +) +(connector + (pt 344 1024) + (pt 280 1024) +) +(connector + (pt 280 1024) + (pt 280 1056) +) +(connector + (pt 280 1056) + (pt 304 1056) +) +(connector + (pt 256 976) + (pt 256 1072) +) +(connector + (pt 256 1072) + (pt 304 1072) +) +(connector + (pt 368 1064) + (pt 384 1064) +) +(connector + (pt 384 1064) + (pt 384 1088) +) +(connector + (pt 384 1088) + (pt 400 1088) +) +(connector + (pt 384 1104) + (pt 400 1104) +) +(connector + (pt 384 1128) + (pt 384 1104) +) +(connector + (pt 384 1128) + (pt 368 1128) +) +(connector + (pt 304 1120) + (pt 240 1120) +) +(connector + (pt 240 1120) + (pt 240 960) +) +(connector + (pt 304 1136) + (pt 224 1136) +) +(connector + (pt 224 1136) + (pt 224 944) +) +(connector + (pt 464 1096) + (pt 696 1096) +) +(connector + (pt 696 880) + (pt 696 1096) +) +(connector + (pt 144 880) + (pt 696 880) +) +(connector + (pt 144 976) + (pt 144 1176) +) +(connector + (pt 440 664) + (pt 504 664) +) +(connector + (pt 352 680) + (pt 352 672) +) +(connector + (pt 352 672) + (pt 376 672) +) +(connector + (pt 344 656) + (pt 344 728) +) +(connector + (pt 344 728) + (pt 280 728) +) +(connector + (pt 280 728) + (pt 280 760) +) +(connector + (pt 280 760) + (pt 304 760) +) +(connector + (pt 256 680) + (pt 256 776) +) +(connector + (pt 256 776) + (pt 304 776) +) +(connector + (pt 368 768) + (pt 384 768) +) +(connector + (pt 384 768) + (pt 384 792) +) +(connector + (pt 384 792) + (pt 400 792) +) +(connector + (pt 384 808) + (pt 400 808) +) +(connector + (pt 384 832) + (pt 384 808) +) +(connector + (pt 384 832) + (pt 368 832) +) +(connector + (pt 304 824) + (pt 240 824) +) +(connector + (pt 240 824) + (pt 240 664) +) +(connector + (pt 304 840) + (pt 224 840) +) +(connector + (pt 224 840) + (pt 224 648) +) +(connector + (pt 464 800) + (pt 696 800) +) +(connector + (pt 696 584) + (pt 696 800) +) +(connector + (pt 144 584) + (pt 696 584) +) +(connector + (pt 144 680) + (pt 144 880) +) +(connector + (pt 440 368) + (pt 504 368) +) +(connector + (pt 352 384) + (pt 352 376) +) +(connector + (pt 352 376) + (pt 376 376) +) +(connector + (pt 344 360) + (pt 344 432) +) +(connector + (pt 344 432) + (pt 280 432) +) +(connector + (pt 280 432) + (pt 280 464) +) +(connector + (pt 280 464) + (pt 304 464) +) +(connector + (pt 256 384) + (pt 256 480) +) +(connector + (pt 256 480) + (pt 304 480) +) +(connector + (pt 368 472) + (pt 384 472) +) +(connector + (pt 384 472) + (pt 384 496) +) +(connector + (pt 384 496) + (pt 400 496) +) +(connector + (pt 384 512) + (pt 400 512) +) +(connector + (pt 384 536) + (pt 384 512) +) +(connector + (pt 384 536) + (pt 368 536) +) +(connector + (pt 304 528) + (pt 240 528) +) +(connector + (pt 240 528) + (pt 240 368) +) +(connector + (pt 304 544) + (pt 224 544) +) +(connector + (pt 224 544) + (pt 224 352) +) +(connector + (pt 464 504) + (pt 696 504) +) +(connector + (pt 696 288) + (pt 696 504) +) +(connector + (pt 144 288) + (pt 696 288) +) +(connector + (pt 144 384) + (pt 144 584) +) +(connector + (pt 440 72) + (pt 504 72) +) +(connector + (pt 352 88) + (pt 352 80) +) +(connector + (pt 352 80) + (pt 376 80) +) +(connector + (pt 344 64) + (pt 344 136) +) +(connector + (pt 344 136) + (pt 280 136) +) +(connector + (pt 280 136) + (pt 280 168) +) +(connector + (pt 280 168) + (pt 304 168) +) +(connector + (pt 256 88) + (pt 256 184) +) +(connector + (pt 256 184) + (pt 304 184) +) +(connector + (pt 368 176) + (pt 384 176) +) +(connector + (pt 384 176) + (pt 384 200) +) +(connector + (pt 384 200) + (pt 400 200) +) +(connector + (pt 384 216) + (pt 400 216) +) +(connector + (pt 384 240) + (pt 384 216) +) +(connector + (pt 384 240) + (pt 368 240) +) +(connector + (pt 304 232) + (pt 240 232) +) +(connector + (pt 240 232) + (pt 240 72) +) +(connector + (pt 304 248) + (pt 224 248) +) +(connector + (pt 224 248) + (pt 224 56) +) +(connector + (pt 144 88) + (pt 144 288) +) +(connector + (pt 464 208) + (pt 488 208) +) +(connector + (pt 488 40) + (pt 488 208) +) +(connector + (pt 488 40) + (pt 504 40) +) +(connector + (pt 336 2120) + (pt 344 2120) +) +(connector + (pt 344 2120) + (pt 376 2120) +) +(connector + (pt 216 2144) + (pt 256 2144) +) +(connector + (pt 256 2144) + (pt 352 2144) +) +(connector + (pt 216 2128) + (pt 240 2128) +) +(connector + (pt 240 2128) + (pt 272 2128) +) +(connector + (pt 216 2112) + (pt 224 2112) +) +(connector + (pt 224 2112) + (pt 272 2112) +) +(connector + (pt 336 1840) + (pt 344 1840) +) +(connector + (pt 344 1840) + (pt 376 1840) +) +(connector + (pt 216 1848) + (pt 240 1848) +) +(connector + (pt 240 1848) + (pt 272 1848) +) +(connector + (pt 216 1832) + (pt 224 1832) +) +(connector + (pt 224 1832) + (pt 272 1832) +) +(connector + (pt 144 1864) + (pt 256 1864) +) +(connector + (pt 256 1864) + (pt 352 1864) +) +(connector + (pt 336 1544) + (pt 344 1544) +) +(connector + (pt 344 1544) + (pt 376 1544) +) +(connector + (pt 216 1552) + (pt 240 1552) +) +(connector + (pt 240 1552) + (pt 272 1552) +) +(connector + (pt 216 1536) + (pt 224 1536) +) +(connector + (pt 224 1536) + (pt 272 1536) +) +(connector + (pt 144 1568) + (pt 256 1568) +) +(connector + (pt 256 1568) + (pt 352 1568) +) +(connector + (pt 336 1248) + (pt 344 1248) +) +(connector + (pt 344 1248) + (pt 376 1248) +) +(connector + (pt 216 1256) + (pt 240 1256) +) +(connector + (pt 240 1256) + (pt 272 1256) +) +(connector + (pt 216 1240) + (pt 224 1240) +) +(connector + (pt 224 1240) + (pt 272 1240) +) +(connector + (pt 144 1272) + (pt 256 1272) +) +(connector + (pt 256 1272) + (pt 352 1272) +) +(connector + (pt 336 952) + (pt 344 952) +) +(connector + (pt 344 952) + (pt 376 952) +) +(connector + (pt 216 960) + (pt 240 960) +) +(connector + (pt 240 960) + (pt 272 960) +) +(connector + (pt 216 944) + (pt 224 944) +) +(connector + (pt 224 944) + (pt 272 944) +) +(connector + (pt 144 976) + (pt 256 976) +) +(connector + (pt 256 976) + (pt 352 976) +) +(connector + (pt 336 656) + (pt 344 656) +) +(connector + (pt 344 656) + (pt 376 656) +) +(connector + (pt 216 664) + (pt 240 664) +) +(connector + (pt 240 664) + (pt 272 664) +) +(connector + (pt 216 648) + (pt 224 648) +) +(connector + (pt 224 648) + (pt 272 648) +) +(connector + (pt 144 680) + (pt 256 680) +) +(connector + (pt 256 680) + (pt 352 680) +) +(connector + (pt 336 360) + (pt 344 360) +) +(connector + (pt 344 360) + (pt 376 360) +) +(connector + (pt 216 368) + (pt 240 368) +) +(connector + (pt 240 368) + (pt 272 368) +) +(connector + (pt 216 352) + (pt 224 352) +) +(connector + (pt 224 352) + (pt 272 352) +) +(connector + (pt 144 384) + (pt 256 384) +) +(connector + (pt 256 384) + (pt 352 384) +) +(connector + (pt 336 64) + (pt 344 64) +) +(connector + (pt 344 64) + (pt 376 64) +) +(connector + (pt 216 72) + (pt 240 72) +) +(connector + (pt 240 72) + (pt 272 72) +) +(connector + (pt 216 56) + (pt 224 56) +) +(connector + (pt 224 56) + (pt 272 56) +) +(connector + (pt 144 88) + (pt 256 88) +) +(connector + (pt 256 88) + (pt 352 88) +) +(junction (pt 344 2120)) +(junction (pt 256 2144)) +(junction (pt 240 2128)) +(junction (pt 224 2112)) +(junction (pt 344 1840)) +(junction (pt 240 1848)) +(junction (pt 224 1832)) +(junction (pt 256 1864)) +(junction (pt 344 1544)) +(junction (pt 240 1552)) +(junction (pt 224 1536)) +(junction (pt 256 1568)) +(junction (pt 344 1248)) +(junction (pt 240 1256)) +(junction (pt 224 1240)) +(junction (pt 256 1272)) +(junction (pt 344 952)) +(junction (pt 240 960)) +(junction (pt 224 944)) +(junction (pt 256 976)) +(junction (pt 344 656)) +(junction (pt 240 664)) +(junction (pt 224 648)) +(junction (pt 256 680)) +(junction (pt 344 360)) +(junction (pt 240 368)) +(junction (pt 224 352)) +(junction (pt 256 384)) +(junction (pt 344 64)) +(junction (pt 240 72)) +(junction (pt 224 56)) +(junction (pt 256 88)) diff --git a/adder_8b/adder_8b.done b/adder_8b/adder_8b.done new file mode 100644 index 0000000..13ed4d3 --- /dev/null +++ b/adder_8b/adder_8b.done @@ -0,0 +1 @@ +Mon Mar 07 10:22:26 2022 diff --git a/adder_8b/adder_8b.fit.rpt b/adder_8b/adder_8b.fit.rpt new file mode 100644 index 0000000..5b7f598 --- /dev/null +++ b/adder_8b/adder_8b.fit.rpt @@ -0,0 +1,1040 @@ +Fitter report for adder_8b +Mon Mar 07 10:22:23 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. Incremental Compilation Preservation Summary + 6. Incremental Compilation Partition Settings + 7. Incremental Compilation Placement Preservation + 8. Pin-Out File + 9. Fitter Resource Usage Summary + 10. Input Pins + 11. Output Pins + 12. I/O Bank Usage + 13. All Package Pins + 14. Output Pin Default Load For Reported TCO + 15. Fitter Resource Utilization by Entity + 16. Delay Chain Summary + 17. Pad To Core Delay Chain Fanout + 18. Non-Global High Fan-Out Signals + 19. Interconnect Usage Summary + 20. LAB Logic Elements + 21. LAB Signals Sourced + 22. LAB Signals Sourced Out + 23. LAB Distinct Inputs + 24. Fitter Device Options + 25. Operating Settings and Conditions + 26. Estimated Delay Added for Hold Timing + 27. Advanced Data - General + 28. Advanced Data - Placement Preparation + 29. Advanced Data - Placement + 30. Advanced Data - Routing + 31. Fitter Messages + 32. Fitter Suppressed Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Mon Mar 07 10:22:23 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; adder_8b ; +; Top-level Entity Name ; adder_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Total logic elements ; 21 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 21 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 26 / 138 ( 19 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Device ; EP2C8Q208C8 ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Always Enable Input Buffers ; Off ; Off ; +; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Auto Merge PLLs ; On ; On ; +; Ignore PLL Mode When Merging PLLs ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ; +; Perform Register Duplication for Performance ; Off ; Off ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Physical Synthesis Effort Level ; Normal ; Normal ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 4 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; < 0.1% ; ++----------------------------+-------------+ + + ++----------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+--------------------+ +; Type ; Value ; ++-------------------------+--------------------+ +; Placement ; ; +; -- Requested ; 0 / 47 ( 0.00 % ) ; +; -- Achieved ; 0 / 47 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+--------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 47 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in D:/projects/quartus/adder_8b/adder_8b.pin. + + ++--------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+----------------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------------+ +; Total logic elements ; 21 / 8,256 ( < 1 % ) ; +; -- Combinational with no register ; 21 ; +; -- Register only ; 0 ; +; -- Combinational with a register ; 0 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 9 ; +; -- 3 input functions ; 9 ; +; -- <=2 input functions ; 3 ; +; -- Register only ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 21 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers* ; 0 / 8,646 ( 0 % ) ; +; -- Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; -- I/O registers ; 0 / 390 ( 0 % ) ; +; ; ; +; Total LABs: partially or completely used ; 2 / 516 ( < 1 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 26 / 138 ( 19 % ) ; +; -- Clock pins ; 2 / 4 ( 50 % ) ; +; Global signals ; 0 ; +; M4Ks ; 0 / 36 ( 0 % ) ; +; Total block memory bits ; 0 / 165,888 ( 0 % ) ; +; Total block memory implementation bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; PLLs ; 0 / 2 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Peak interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Maximum fan-out node ; 7400:inst8|4~0 ; +; Maximum fan-out ; 4 ; +; Highest non-global fan-out signal ; 7400:inst8|4~0 ; +; Highest non-global fan-out ; 4 ; +; Total fan-out ; 78 ; +; Average fan-out ; 1.56 ; ++---------------------------------------------+----------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; A0 ; 24 ; 1 ; 0 ; 9 ; 1 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A1 ; 57 ; 4 ; 1 ; 0 ; 2 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A2 ; 23 ; 1 ; 0 ; 9 ; 0 ; 4 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A3 ; 40 ; 1 ; 0 ; 5 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A4 ; 41 ; 1 ; 0 ; 4 ; 0 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A5 ; 150 ; 3 ; 34 ; 16 ; 0 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A6 ; 13 ; 1 ; 0 ; 16 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A7 ; 5 ; 1 ; 0 ; 17 ; 0 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B0 ; 28 ; 1 ; 0 ; 9 ; 3 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B1 ; 60 ; 4 ; 3 ; 0 ; 2 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B2 ; 30 ; 1 ; 0 ; 8 ; 0 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B3 ; 39 ; 1 ; 0 ; 5 ; 1 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B4 ; 207 ; 2 ; 1 ; 19 ; 2 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B5 ; 14 ; 1 ; 0 ; 14 ; 2 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B6 ; 10 ; 1 ; 0 ; 17 ; 3 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B7 ; 11 ; 1 ; 0 ; 16 ; 0 ; 2 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; CI ; 27 ; 1 ; 0 ; 9 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; CO ; 58 ; 4 ; 1 ; 0 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S0 ; 102 ; 4 ; 32 ; 0 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S1 ; 34 ; 1 ; 0 ; 7 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S2 ; 118 ; 3 ; 34 ; 7 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S3 ; 31 ; 1 ; 0 ; 8 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S4 ; 37 ; 1 ; 0 ; 6 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S5 ; 35 ; 1 ; 0 ; 7 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S6 ; 12 ; 1 ; 0 ; 16 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; S7 ; 6 ; 1 ; 0 ; 17 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ + + ++------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+------------------+---------------+--------------+ +; 1 ; 21 / 32 ( 66 % ) ; 3.3V ; -- ; +; 2 ; 1 / 35 ( 3 % ) ; 3.3V ; -- ; +; 3 ; 3 / 35 ( 9 % ) ; 3.3V ; -- ; +; 4 ; 4 / 36 ( 11 % ) ; 3.3V ; -- ; ++----------+------------------+---------------+--------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; 1 ; 0 ; 1 ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 2 ; 1 ; 1 ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 3 ; 2 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 4 ; 3 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 5 ; 4 ; 1 ; A7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 6 ; 5 ; 1 ; S7 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 7 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 8 ; 6 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 10 ; 7 ; 1 ; B6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 11 ; 8 ; 1 ; B7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 12 ; 9 ; 1 ; S6 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 13 ; 10 ; 1 ; A6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 14 ; 18 ; 1 ; B5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 15 ; 19 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 16 ; 20 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; 17 ; 21 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; 18 ; 22 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; 19 ; 23 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; 20 ; 24 ; 1 ; ^DATA0 ; input ; ; ; -- ; ; -- ; -- ; +; 21 ; 25 ; 1 ; ^DCLK ; ; ; ; -- ; ; -- ; -- ; +; 22 ; 26 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; 23 ; 27 ; 1 ; A2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 24 ; 28 ; 1 ; A0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 25 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 26 ; 29 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; 27 ; 30 ; 1 ; CI ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 28 ; 31 ; 1 ; B0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 29 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 30 ; 32 ; 1 ; B2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 31 ; 33 ; 1 ; S3 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 32 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 33 ; 35 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 34 ; 36 ; 1 ; S1 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 35 ; 37 ; 1 ; S5 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 36 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 37 ; 39 ; 1 ; S4 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 38 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 39 ; 43 ; 1 ; B3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 40 ; 44 ; 1 ; A3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 41 ; 45 ; 1 ; A4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 42 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 43 ; 48 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 44 ; 49 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 45 ; 50 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 46 ; 51 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 47 ; 52 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 48 ; 53 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 49 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 50 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 51 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 52 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 53 ; ; ; VCCA_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 54 ; ; ; GNDA_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 55 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 56 ; 54 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 57 ; 55 ; 4 ; A1 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 58 ; 56 ; 4 ; CO ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 59 ; 57 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 60 ; 58 ; 4 ; B1 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 61 ; 59 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 62 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 63 ; 60 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 64 ; 61 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 65 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 66 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 67 ; 69 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 68 ; 70 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 69 ; 71 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 70 ; 74 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 71 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 72 ; 75 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 73 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 74 ; 76 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 75 ; 77 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 76 ; 78 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 77 ; 79 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 78 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 79 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 80 ; 82 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 81 ; 83 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 82 ; 84 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 83 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 84 ; 85 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 85 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 86 ; 86 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 87 ; 87 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 88 ; 88 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 89 ; 89 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 90 ; 90 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 91 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 92 ; 91 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 93 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 94 ; 92 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 95 ; 93 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 96 ; 94 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 97 ; 95 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 98 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 99 ; 96 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 100 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 101 ; 97 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 102 ; 98 ; 4 ; S0 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 103 ; 99 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 104 ; 100 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 105 ; 101 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 106 ; 102 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 107 ; 105 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 108 ; 106 ; 3 ; ~LVDS54p/nCEO~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 109 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 110 ; 107 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 111 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 112 ; 108 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 113 ; 109 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 114 ; 110 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 115 ; 112 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 116 ; 113 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 117 ; 114 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 118 ; 117 ; 3 ; S2 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 119 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 120 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 121 ; 121 ; 3 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; 122 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 123 ; 122 ; 3 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; 124 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 125 ; 123 ; 3 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; 126 ; 124 ; 3 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; 127 ; 125 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 128 ; 126 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 129 ; 127 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 130 ; 128 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 131 ; 129 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 132 ; 130 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 133 ; 131 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 134 ; 132 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 135 ; 133 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 136 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 137 ; 134 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 138 ; 135 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 139 ; 136 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 140 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 141 ; 137 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 142 ; 138 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 143 ; 141 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 144 ; 142 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 145 ; 143 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 146 ; 149 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 147 ; 150 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 148 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 149 ; 151 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 150 ; 152 ; 3 ; A5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 151 ; 153 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 152 ; 154 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 153 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 154 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 155 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 156 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 157 ; ; ; VCCA_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 158 ; ; ; GNDA_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 159 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 160 ; 155 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 161 ; 156 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 162 ; 157 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 163 ; 158 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 164 ; 159 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 165 ; 160 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 166 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 167 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 168 ; 161 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 169 ; 162 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 170 ; 163 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 171 ; 164 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 172 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 173 ; 165 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 174 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 175 ; 168 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 176 ; 169 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 177 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 178 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 179 ; 173 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 180 ; 174 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 181 ; 175 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 182 ; 176 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 183 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 184 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 185 ; 180 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 186 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 187 ; 181 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 188 ; 182 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 189 ; 183 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 190 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 191 ; 184 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 192 ; 185 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 193 ; 186 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 194 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 195 ; 187 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 196 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 197 ; 191 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 198 ; 192 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 199 ; 195 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 200 ; 196 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 201 ; 197 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 202 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 203 ; 198 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 204 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 205 ; 199 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 206 ; 200 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 207 ; 201 ; 2 ; B4 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 208 ; 202 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 3.3-V PCI ; 10 pF ; 25 Ohm (Parallel) ; +; 3.3-V PCI-X ; 10 pF ; 25 Ohm (Parallel) ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential SSTL-2 ; 0 pF ; (See SSTL-2) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; Simple RSDS ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+ +; |adder_8b ; 21 (0) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 26 ; 0 ; 21 (0) ; 0 (0) ; 0 (0) ; |adder_8b ; work ; +; |7400:inst13| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst13 ; work ; +; |7400:inst18| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst18 ; work ; +; |7400:inst23| ; 3 (3) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 3 (3) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst23 ; work ; +; |7400:inst28| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst28 ; work ; +; |7400:inst33| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst33 ; work ; +; |7400:inst38| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst38 ; work ; +; |7400:inst3| ; 2 (2) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 2 (2) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst3 ; work ; +; |7400:inst8| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7400:inst8 ; work ; +; |7486:inst10| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst10 ; work ; +; |7486:inst15| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst15 ; work ; +; |7486:inst20| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst20 ; work ; +; |7486:inst25| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst25 ; work ; +; |7486:inst30| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst30 ; work ; +; |7486:inst35| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst35 ; work ; +; |7486:inst40| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst40 ; work ; +; |7486:inst5| ; 1 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 1 (1) ; 0 (0) ; 0 (0) ; |adder_8b|7486:inst5 ; work ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-----------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; ++------+----------+---------------+---------------+-----------------------+-----+ +; CO ; Output ; -- ; -- ; -- ; -- ; +; S7 ; Output ; -- ; -- ; -- ; -- ; +; S0 ; Output ; -- ; -- ; -- ; -- ; +; S1 ; Output ; -- ; -- ; -- ; -- ; +; S2 ; Output ; -- ; -- ; -- ; -- ; +; S3 ; Output ; -- ; -- ; -- ; -- ; +; S4 ; Output ; -- ; -- ; -- ; -- ; +; S5 ; Output ; -- ; -- ; -- ; -- ; +; S6 ; Output ; -- ; -- ; -- ; -- ; +; A6 ; Input ; 6 ; 6 ; -- ; -- ; +; A3 ; Input ; 6 ; 6 ; -- ; -- ; +; B3 ; Input ; 6 ; 6 ; -- ; -- ; +; A4 ; Input ; 6 ; 6 ; -- ; -- ; +; A2 ; Input ; 0 ; 0 ; -- ; -- ; +; A0 ; Input ; 0 ; 0 ; -- ; -- ; +; CI ; Input ; 0 ; 0 ; -- ; -- ; +; B0 ; Input ; 0 ; 0 ; -- ; -- ; +; A1 ; Input ; 6 ; 6 ; -- ; -- ; +; B1 ; Input ; 6 ; 6 ; -- ; -- ; +; B2 ; Input ; 6 ; 6 ; -- ; -- ; +; B4 ; Input ; 6 ; 6 ; -- ; -- ; +; A5 ; Input ; 6 ; 6 ; -- ; -- ; +; B5 ; Input ; 6 ; 6 ; -- ; -- ; +; B6 ; Input ; 6 ; 6 ; -- ; -- ; +; A7 ; Input ; 6 ; 6 ; -- ; -- ; +; B7 ; Input ; 6 ; 6 ; -- ; -- ; ++------+----------+---------------+---------------+-----------------------+-----+ + + ++-------------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++-------------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++-------------------------+-------------------+---------+ +; A6 ; ; ; +; - 7400:inst33|4~0 ; 1 ; 6 ; +; - 7400:inst33|4~1 ; 1 ; 6 ; +; - 7486:inst35|4~0 ; 1 ; 6 ; +; A3 ; ; ; +; - 7400:inst23|4~8 ; 0 ; 6 ; +; - 7400:inst18|4~0 ; 0 ; 6 ; +; - 7486:inst20|4 ; 0 ; 6 ; +; B3 ; ; ; +; - 7400:inst23|4~8 ; 1 ; 6 ; +; - 7400:inst18|4~0 ; 1 ; 6 ; +; - 7486:inst20|4 ; 1 ; 6 ; +; A4 ; ; ; +; - 7400:inst23|4~8 ; 0 ; 6 ; +; - 7400:inst23|4~9 ; 0 ; 6 ; +; - 7486:inst25|4~0 ; 0 ; 6 ; +; A2 ; ; ; +; A0 ; ; ; +; CI ; ; ; +; B0 ; ; ; +; A1 ; ; ; +; - 7400:inst8|4~0 ; 0 ; 6 ; +; - 7486:inst10|4 ; 0 ; 6 ; +; B1 ; ; ; +; - 7400:inst8|4~0 ; 0 ; 6 ; +; - 7486:inst10|4 ; 0 ; 6 ; +; B2 ; ; ; +; - 7400:inst13|4~1 ; 1 ; 6 ; +; - 7486:inst15|4~0 ; 1 ; 6 ; +; - 7400:inst23|4~10 ; 1 ; 6 ; +; B4 ; ; ; +; - 7400:inst23|4~9 ; 0 ; 6 ; +; - 7486:inst25|4~0 ; 0 ; 6 ; +; A5 ; ; ; +; - 7400:inst28|4~0 ; 0 ; 6 ; +; - 7486:inst30|4 ; 0 ; 6 ; +; B5 ; ; ; +; - 7400:inst28|4~0 ; 1 ; 6 ; +; - 7486:inst30|4 ; 1 ; 6 ; +; B6 ; ; ; +; - 7400:inst33|4~1 ; 1 ; 6 ; +; - 7486:inst35|4~0 ; 1 ; 6 ; +; A7 ; ; ; +; - 7400:inst38|4~0 ; 0 ; 6 ; +; - 7486:inst40|4 ; 0 ; 6 ; +; B7 ; ; ; +; - 7400:inst38|4~0 ; 1 ; 6 ; +; - 7486:inst40|4 ; 1 ; 6 ; ++-------------------------+-------------------+---------+ + + ++---------------------------------+ +; Non-Global High Fan-Out Signals ; ++------------------+--------------+ +; Name ; Fan-Out ; ++------------------+--------------+ +; A2 ; 4 ; +; 7400:inst8|4~0 ; 4 ; +; B2 ; 3 ; +; CI ; 3 ; +; A0 ; 3 ; +; A4 ; 3 ; +; B3 ; 3 ; +; A3 ; 3 ; +; A6 ; 3 ; +; 7400:inst28|4~0 ; 3 ; +; B7 ; 2 ; +; A7 ; 2 ; +; B6 ; 2 ; +; B5 ; 2 ; +; A5 ; 2 ; +; B4 ; 2 ; +; B1 ; 2 ; +; A1 ; 2 ; +; B0 ; 2 ; +; 7400:inst33|4~1 ; 2 ; +; 7400:inst33|4~0 ; 2 ; +; 7400:inst23|4~9 ; 2 ; +; 7400:inst18|4~0 ; 2 ; +; 7400:inst23|4~8 ; 2 ; +; 7400:inst13|4~1 ; 2 ; +; 7400:inst13|4~0 ; 2 ; +; 7400:inst3|4~1 ; 2 ; +; 7400:inst3|4~0 ; 2 ; +; 7400:inst23|4~10 ; 1 ; +; 7486:inst35|4~0 ; 1 ; +; 7486:inst30|4 ; 1 ; +; 7486:inst25|4~0 ; 1 ; +; 7486:inst20|4 ; 1 ; +; 7486:inst15|4~0 ; 1 ; +; 7486:inst10|4 ; 1 ; +; 7486:inst5|4~0 ; 1 ; +; 7486:inst40|4 ; 1 ; +; 7400:inst38|4~0 ; 1 ; ++------------------+--------------+ + + ++----------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+-----------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+-----------------------+ +; Block interconnects ; 29 / 26,052 ( < 1 % ) ; +; C16 interconnects ; 2 / 1,156 ( < 1 % ) ; +; C4 interconnects ; 31 / 17,952 ( < 1 % ) ; +; Direct links ; 2 / 26,052 ( < 1 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; Local interconnects ; 10 / 8,256 ( < 1 % ) ; +; R24 interconnects ; 3 / 1,020 ( < 1 % ) ; +; R4 interconnects ; 18 / 22,440 ( < 1 % ) ; ++----------------------------+-----------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Logic Elements ; ++---------------------------------------------+-----------------------------+ +; Number of Logic Elements (Average = 10.50) ; Number of LABs (Total = 2) ; ++---------------------------------------------+-----------------------------+ +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 1 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++----------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++----------------------------------------------+-----------------------------+ +; Number of Signals Sourced (Average = 10.50) ; Number of LABs (Total = 2) ; ++----------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 1 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++----------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-----------------------------+ +; Number of Signals Sourced Out (Average = 5.00) ; Number of LABs (Total = 2) ; ++-------------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 1 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 1 ; ++-------------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++---------------------------------------------+-----------------------------+ +; Number of Distinct Inputs (Average = 9.00) ; Number of LABs (Total = 2) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 1 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Active Serial ; +; Error detection CRC ; Off ; +; nCEO ; As output driving ground ; +; ASDO,nCSO ; As input tri-stated ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-----------------+----------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-----------------+----------------------+-------------------+ + + ++----------------------------+ +; Advanced Data - General ; ++--------------------+-------+ +; Name ; Value ; ++--------------------+-------+ +; Status Code ; 0 ; +; Desired User Slack ; 0 ; +; Fit Attempts ; 1 ; ++--------------------+-------+ + + ++---------------------------------------------------------------------------------+ +; Advanced Data - Placement Preparation ; ++------------------------------------------------------------------+--------------+ +; Name ; Value ; ++------------------------------------------------------------------+--------------+ +; Auto Fit Point 1 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Internal Atom Count - Fit Attempt 1 ; 22 ; +; LE/ALM Count - Fit Attempt 1 ; 22 ; +; LAB Count - Fit Attempt 1 ; 3 ; +; Outputs per Lab - Fit Attempt 1 ; 3.333 ; +; Inputs per LAB - Fit Attempt 1 ; 6.000 ; +; Global Inputs per LAB - Fit Attempt 1 ; 0.000 ; +; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'non-global controls' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'non-global + aclr' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'global controls' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'aclr constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'has placement constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1 ; 0:1;4:1;12:1 ; +; LEs in Chains - Fit Attempt 1 ; 0 ; +; LEs in Long Chains - Fit Attempt 1 ; 0 ; +; LABs with Chains - Fit Attempt 1 ; 0 ; +; LABs with Multiple Chains - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------------------------------------+--------------+ + + ++-------------------------------------------------+ +; Advanced Data - Placement ; ++------------------------------------+------------+ +; Name ; Value ; ++------------------------------------+------------+ +; Auto Fit Point 2 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Late Slack - Fit Attempt 1 ; 2147483639 ; +; Peak Regional Wire - Fit Attempt 1 ; 0.000 ; +; Auto Fit Point 7 - Fit Attempt 1 ; ff ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+------------+ + + ++--------------------------------------------------+ +; Advanced Data - Routing ; ++------------------------------------+-------------+ +; Name ; Value ; ++------------------------------------+-------------+ +; Early Slack - Fit Attempt 1 ; 2147483639 ; +; Early Wire Use - Fit Attempt 1 ; 0 ; +; Peak Regional Wire - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Late Slack - Fit Attempt 1 ; -2147483648 ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+-------------+ + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:22:22 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Selected device EP2C8Q208C8 for design "adder_8b" +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP2C5Q208C8 is compatible + Info: Device EP2C5Q208I8 is compatible + Info: Device EP2C8Q208I8 is compatible +Info: Fitter converted 3 user pins into dedicated programming pins + Info: Pin ~ASDO~ is reserved at location 1 + Info: Pin ~nCSO~ is reserved at location 2 + Info: Pin ~LVDS54p/nCEO~ is reserved at location 108 +Warning: No exact pin location assignment(s) for 26 pins of 26 total pins + Info: Pin CO not assigned to an exact location on the device + Info: Pin S7 not assigned to an exact location on the device + Info: Pin S0 not assigned to an exact location on the device + Info: Pin S1 not assigned to an exact location on the device + Info: Pin S2 not assigned to an exact location on the device + Info: Pin S3 not assigned to an exact location on the device + Info: Pin S4 not assigned to an exact location on the device + Info: Pin S5 not assigned to an exact location on the device + Info: Pin S6 not assigned to an exact location on the device + Info: Pin A6 not assigned to an exact location on the device + Info: Pin A3 not assigned to an exact location on the device + Info: Pin B3 not assigned to an exact location on the device + Info: Pin A4 not assigned to an exact location on the device + Info: Pin A2 not assigned to an exact location on the device + Info: Pin A0 not assigned to an exact location on the device + Info: Pin CI not assigned to an exact location on the device + Info: Pin B0 not assigned to an exact location on the device + Info: Pin A1 not assigned to an exact location on the device + Info: Pin B1 not assigned to an exact location on the device + Info: Pin B2 not assigned to an exact location on the device + Info: Pin B4 not assigned to an exact location on the device + Info: Pin A5 not assigned to an exact location on the device + Info: Pin B5 not assigned to an exact location on the device + Info: Pin B6 not assigned to an exact location on the device + Info: Pin A7 not assigned to an exact location on the device + Info: Pin B7 not assigned to an exact location on the device +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time. +Info: Starting register packing +Info: Finished register packing + Extra Info: No registers were packed into other blocks +Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement + Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional) + Info: I/O standards used: 3.3-V LVTTL. +Info: I/O bank details before I/O pin placement + Info: Statistics of I/O banks + Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available + Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available + Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available + Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available +Info: Fitter preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Average interconnect usage is 0% of the available device resources + Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9 +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped + Info: Optimizations that may affect the design's timing were skipped +Info: Started post-fitting delay annotation +Warning: Found 9 output pins without output pin load capacitance assignment + Info: Pin "CO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "S6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis +Info: Delay annotation completed successfully +Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'. +Info: Generated suppressed messages file D:/projects/quartus/adder_8b/adder_8b.fit.smsg +Info: Quartus II Fitter was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 305 megabytes + Info: Processing ended: Mon Mar 07 10:22:23 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + ++----------------------------+ +; Fitter Suppressed Messages ; ++----------------------------+ +The suppressed messages can be found in D:/projects/quartus/adder_8b/adder_8b.fit.smsg. + + diff --git a/adder_8b/adder_8b.fit.smsg b/adder_8b/adder_8b.fit.smsg new file mode 100644 index 0000000..14764e7 --- /dev/null +++ b/adder_8b/adder_8b.fit.smsg @@ -0,0 +1,6 @@ +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks diff --git a/adder_8b/adder_8b.fit.summary b/adder_8b/adder_8b.fit.summary new file mode 100644 index 0000000..57cef3e --- /dev/null +++ b/adder_8b/adder_8b.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Mon Mar 07 10:22:23 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : adder_8b +Top-level Entity Name : adder_8b +Family : Cyclone II +Device : EP2C8Q208C8 +Timing Models : Final +Total logic elements : 21 / 8,256 ( < 1 % ) + Total combinational functions : 21 / 8,256 ( < 1 % ) + Dedicated logic registers : 0 / 8,256 ( 0 % ) +Total registers : 0 +Total pins : 26 / 138 ( 19 % ) +Total virtual pins : 0 +Total memory bits : 0 / 165,888 ( 0 % ) +Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % ) +Total PLLs : 0 / 2 ( 0 % ) diff --git a/adder_8b/adder_8b.flow.rpt b/adder_8b/adder_8b.flow.rpt new file mode 100644 index 0000000..3a1614b --- /dev/null +++ b/adder_8b/adder_8b.flow.rpt @@ -0,0 +1,120 @@ +Flow report for adder_8b +Mon Mar 07 10:22:25 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Mon Mar 07 10:22:25 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; adder_8b ; +; Top-level Entity Name ; adder_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Met timing requirements ; Yes ; +; Total logic elements ; 21 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 21 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 26 / 138 ( 19 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 03/07/2022 10:22:21 ; +; Main task ; Compilation ; +; Revision Name ; adder_8b ; ++-------------------+---------------------+ + + ++---------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 220283517943889.164661974110084 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:01 ; 1.0 ; 245 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 305 MB ; 00:00:01 ; +; Assembler ; 00:00:00 ; 1.0 ; 242 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Total ; 00:00:02 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off adder_8b -c adder_8b +quartus_fit --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b +quartus_asm --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b +quartus_tan --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b --timing_analysis_only + + + diff --git a/adder_8b/adder_8b.map.rpt b/adder_8b/adder_8b.map.rpt new file mode 100644 index 0000000..b559eeb --- /dev/null +++ b/adder_8b/adder_8b.map.rpt @@ -0,0 +1,240 @@ +Analysis & Synthesis report for adder_8b +Mon Mar 07 10:22:21 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Mon Mar 07 10:22:21 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; adder_8b ; +; Top-level Entity Name ; adder_8b ; +; Family ; Cyclone II ; +; Total logic elements ; 21 ; +; Total combinational functions ; 21 ; +; Dedicated logic registers ; 0 ; +; Total registers ; 0 ; +; Total pins ; 26 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 0 ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP2C8Q208C8 ; ; +; Top-level entity name ; adder_8b ; adder_8b ; +; Family name ; Cyclone II ; Stratix II ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Optimization Technique ; Balanced ; Balanced ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++--------------------------------------------------------------+--------------------+--------------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+ +; adder_8b.bdf ; yes ; User Block Diagram/Schematic File ; D:/projects/quartus/adder_8b/adder_8b.bdf ; +; 7400.bdf ; yes ; Megafunction ; d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf ; +; 7486.bdf ; yes ; Megafunction ; d:/altera/90sp2/quartus/libraries/others/maxplus2/7486.bdf ; ++----------------------------------+-----------------+------------------------------------+------------------------------------------------------------+ + + ++--------------------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+----------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------+ +; Estimated Total logic elements ; 21 ; +; ; ; +; Total combinational functions ; 21 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 9 ; +; -- 3 input functions ; 9 ; +; -- <=2 input functions ; 3 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 21 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers ; 0 ; +; -- Dedicated logic registers ; 0 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 26 ; +; Maximum fan-out node ; 7400:inst8|4~0 ; +; Maximum fan-out ; 4 ; +; Total fan-out ; 78 ; +; Average fan-out ; 1.66 ; ++---------------------------------------------+----------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+ +; |adder_8b ; 21 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 26 ; 0 ; |adder_8b ; work ; +; |7400:inst13| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst13 ; work ; +; |7400:inst18| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst18 ; work ; +; |7400:inst23| ; 3 (3) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst23 ; work ; +; |7400:inst28| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst28 ; work ; +; |7400:inst33| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst33 ; work ; +; |7400:inst38| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst38 ; work ; +; |7400:inst3| ; 2 (2) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst3 ; work ; +; |7400:inst8| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7400:inst8 ; work ; +; |7486:inst10| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst10 ; work ; +; |7486:inst15| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst15 ; work ; +; |7486:inst20| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst20 ; work ; +; |7486:inst25| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst25 ; work ; +; |7486:inst30| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst30 ; work ; +; |7486:inst35| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst35 ; work ; +; |7486:inst40| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst40 ; work ; +; |7486:inst5| ; 1 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |adder_8b|7486:inst5 ; work ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 0 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 0 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:22:20 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder_8b -c adder_8b +Info: Found 1 design units, including 1 entities, in source file adder_8b.bdf + Info: Found entity 1: adder_8b +Info: Elaborating entity "adder_8b" for the top level hierarchy +Info: Elaborating entity "7400" for hierarchy "7400:inst38" +Info: Elaborated megafunction instantiation "7400:inst38" +Info: Elaborating entity "7486" for hierarchy "7486:inst" +Info: Elaborated megafunction instantiation "7486:inst" +Info: Implemented 47 device resources after synthesis - the final resource count might be different + Info: Implemented 17 input pins + Info: Implemented 9 output pins + Info: Implemented 21 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 248 megabytes + Info: Processing ended: Mon Mar 07 10:22:21 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + diff --git a/adder_8b/adder_8b.map.summary b/adder_8b/adder_8b.map.summary new file mode 100644 index 0000000..06c7abe --- /dev/null +++ b/adder_8b/adder_8b.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Mon Mar 07 10:22:21 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : adder_8b +Top-level Entity Name : adder_8b +Family : Cyclone II +Total logic elements : 21 + Total combinational functions : 21 + Dedicated logic registers : 0 +Total registers : 0 +Total pins : 26 +Total virtual pins : 0 +Total memory bits : 0 +Embedded Multiplier 9-bit elements : 0 +Total PLLs : 0 diff --git a/adder_8b/adder_8b.pin b/adder_8b/adder_8b.pin new file mode 100644 index 0000000..ea6c706 --- /dev/null +++ b/adder_8b/adder_8b.pin @@ -0,0 +1,278 @@ + -- Copyright (C) 1991-2009 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks (Bank 13, 14, 15, 16 and 17), + -- connect each pin marked GND* either individually through a 10k Ohm resistor + -- to GND or tie all pins together and connect through a single 10k Ohm resistor + -- to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +CHIP "adder_8b" ASSIGNED TO AN: EP2C8Q208C8 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 1 : input : 3.3-V LVTTL : : 1 : N +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 2 : input : 3.3-V LVTTL : : 1 : N +GND* : 3 : : : : 1 : +GND* : 4 : : : : 1 : +A7 : 5 : input : 3.3-V LVTTL : : 1 : N +S7 : 6 : output : 3.3-V LVTTL : : 1 : N +VCCIO1 : 7 : power : : 3.3V : 1 : +GND* : 8 : : : : 1 : +GND : 9 : gnd : : : : +B6 : 10 : input : 3.3-V LVTTL : : 1 : N +B7 : 11 : input : 3.3-V LVTTL : : 1 : N +S6 : 12 : output : 3.3-V LVTTL : : 1 : N +A6 : 13 : input : 3.3-V LVTTL : : 1 : N +B5 : 14 : input : 3.3-V LVTTL : : 1 : N +GND* : 15 : : : : 1 : +TDO : 16 : output : : : 1 : +TMS : 17 : input : : : 1 : +TCK : 18 : input : : : 1 : +TDI : 19 : input : : : 1 : +DATA0 : 20 : input : : : 1 : +DCLK : 21 : : : : 1 : +nCE : 22 : : : : 1 : +A2 : 23 : input : 3.3-V LVTTL : : 1 : N +A0 : 24 : input : 3.3-V LVTTL : : 1 : N +GND : 25 : gnd : : : : +nCONFIG : 26 : : : : 1 : +CI : 27 : input : 3.3-V LVTTL : : 1 : N +B0 : 28 : input : 3.3-V LVTTL : : 1 : N +VCCIO1 : 29 : power : : 3.3V : 1 : +B2 : 30 : input : 3.3-V LVTTL : : 1 : N +S3 : 31 : output : 3.3-V LVTTL : : 1 : N +VCCINT : 32 : power : : 1.2V : : +GND* : 33 : : : : 1 : +S1 : 34 : output : 3.3-V LVTTL : : 1 : N +S5 : 35 : output : 3.3-V LVTTL : : 1 : N +GND : 36 : gnd : : : : +S4 : 37 : output : 3.3-V LVTTL : : 1 : N +GND : 38 : gnd : : : : +B3 : 39 : input : 3.3-V LVTTL : : 1 : N +A3 : 40 : input : 3.3-V LVTTL : : 1 : N +A4 : 41 : input : 3.3-V LVTTL : : 1 : N +VCCIO1 : 42 : power : : 3.3V : 1 : +GND* : 43 : : : : 1 : +GND* : 44 : : : : 1 : +GND* : 45 : : : : 1 : +GND* : 46 : : : : 1 : +GND* : 47 : : : : 1 : +GND* : 48 : : : : 1 : +GND : 49 : gnd : : : : +GND_PLL1 : 50 : gnd : : : : +VCCD_PLL1 : 51 : power : : 1.2V : : +GND_PLL1 : 52 : gnd : : : : +VCCA_PLL1 : 53 : power : : 1.2V : : +GNDA_PLL1 : 54 : gnd : : : : +GND : 55 : gnd : : : : +GND* : 56 : : : : 4 : +A1 : 57 : input : 3.3-V LVTTL : : 4 : N +CO : 58 : output : 3.3-V LVTTL : : 4 : N +GND* : 59 : : : : 4 : +B1 : 60 : input : 3.3-V LVTTL : : 4 : N +GND* : 61 : : : : 4 : +VCCIO4 : 62 : power : : 3.3V : 4 : +GND* : 63 : : : : 4 : +GND* : 64 : : : : 4 : +GND : 65 : gnd : : : : +VCCINT : 66 : power : : 1.2V : : +GND* : 67 : : : : 4 : +GND* : 68 : : : : 4 : +GND* : 69 : : : : 4 : +GND* : 70 : : : : 4 : +VCCIO4 : 71 : power : : 3.3V : 4 : +GND* : 72 : : : : 4 : +GND : 73 : gnd : : : : +GND* : 74 : : : : 4 : +GND* : 75 : : : : 4 : +GND* : 76 : : : : 4 : +GND* : 77 : : : : 4 : +GND : 78 : gnd : : : : +VCCINT : 79 : power : : 1.2V : : +GND* : 80 : : : : 4 : +GND* : 81 : : : : 4 : +GND* : 82 : : : : 4 : +VCCIO4 : 83 : power : : 3.3V : 4 : +GND* : 84 : : : : 4 : +GND : 85 : gnd : : : : +GND* : 86 : : : : 4 : +GND* : 87 : : : : 4 : +GND* : 88 : : : : 4 : +GND* : 89 : : : : 4 : +GND* : 90 : : : : 4 : +VCCIO4 : 91 : power : : 3.3V : 4 : +GND* : 92 : : : : 4 : +GND : 93 : gnd : : : : +GND* : 94 : : : : 4 : +GND* : 95 : : : : 4 : +GND* : 96 : : : : 4 : +GND* : 97 : : : : 4 : +VCCIO4 : 98 : power : : 3.3V : 4 : +GND* : 99 : : : : 4 : +GND : 100 : gnd : : : : +GND* : 101 : : : : 4 : +S0 : 102 : output : 3.3-V LVTTL : : 4 : N +GND* : 103 : : : : 4 : +GND* : 104 : : : : 4 : +GND* : 105 : : : : 3 : +GND* : 106 : : : : 3 : +GND* : 107 : : : : 3 : +~LVDS54p/nCEO~ : 108 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 109 : power : : 3.3V : 3 : +GND* : 110 : : : : 3 : +GND : 111 : gnd : : : : +GND* : 112 : : : : 3 : +GND* : 113 : : : : 3 : +GND* : 114 : : : : 3 : +GND* : 115 : : : : 3 : +GND* : 116 : : : : 3 : +GND* : 117 : : : : 3 : +S2 : 118 : output : 3.3-V LVTTL : : 3 : N +GND : 119 : gnd : : : : +VCCINT : 120 : power : : 1.2V : : +nSTATUS : 121 : : : : 3 : +VCCIO3 : 122 : power : : 3.3V : 3 : +CONF_DONE : 123 : : : : 3 : +GND : 124 : gnd : : : : +MSEL1 : 125 : : : : 3 : +MSEL0 : 126 : : : : 3 : +GND* : 127 : : : : 3 : +GND* : 128 : : : : 3 : +GND+ : 129 : : : : 3 : +GND+ : 130 : : : : 3 : +GND+ : 131 : : : : 3 : +GND+ : 132 : : : : 3 : +GND* : 133 : : : : 3 : +GND* : 134 : : : : 3 : +GND* : 135 : : : : 3 : +VCCIO3 : 136 : power : : 3.3V : 3 : +GND* : 137 : : : : 3 : +GND* : 138 : : : : 3 : +GND* : 139 : : : : 3 : +GND : 140 : gnd : : : : +GND* : 141 : : : : 3 : +GND* : 142 : : : : 3 : +GND* : 143 : : : : 3 : +GND* : 144 : : : : 3 : +GND* : 145 : : : : 3 : +GND* : 146 : : : : 3 : +GND* : 147 : : : : 3 : +VCCIO3 : 148 : power : : 3.3V : 3 : +GND* : 149 : : : : 3 : +A5 : 150 : input : 3.3-V LVTTL : : 3 : N +GND* : 151 : : : : 3 : +GND* : 152 : : : : 3 : +GND : 153 : gnd : : : : +GND_PLL2 : 154 : gnd : : : : +VCCD_PLL2 : 155 : power : : 1.2V : : +GND_PLL2 : 156 : gnd : : : : +VCCA_PLL2 : 157 : power : : 1.2V : : +GNDA_PLL2 : 158 : gnd : : : : +GND : 159 : gnd : : : : +GND* : 160 : : : : 2 : +GND* : 161 : : : : 2 : +GND* : 162 : : : : 2 : +GND* : 163 : : : : 2 : +GND* : 164 : : : : 2 : +GND* : 165 : : : : 2 : +VCCIO2 : 166 : power : : 3.3V : 2 : +GND : 167 : gnd : : : : +GND* : 168 : : : : 2 : +GND* : 169 : : : : 2 : +GND* : 170 : : : : 2 : +GND* : 171 : : : : 2 : +VCCIO2 : 172 : power : : 3.3V : 2 : +GND* : 173 : : : : 2 : +GND : 174 : gnd : : : : +GND* : 175 : : : : 2 : +GND* : 176 : : : : 2 : +GND : 177 : gnd : : : : +VCCINT : 178 : power : : 1.2V : : +GND* : 179 : : : : 2 : +GND* : 180 : : : : 2 : +GND* : 181 : : : : 2 : +GND* : 182 : : : : 2 : +VCCIO2 : 183 : power : : 3.3V : 2 : +GND : 184 : gnd : : : : +GND* : 185 : : : : 2 : +GND : 186 : gnd : : : : +GND* : 187 : : : : 2 : +GND* : 188 : : : : 2 : +GND* : 189 : : : : 2 : +VCCINT : 190 : power : : 1.2V : : +GND* : 191 : : : : 2 : +GND* : 192 : : : : 2 : +GND* : 193 : : : : 2 : +VCCIO2 : 194 : power : : 3.3V : 2 : +GND* : 195 : : : : 2 : +GND : 196 : gnd : : : : +GND* : 197 : : : : 2 : +GND* : 198 : : : : 2 : +GND* : 199 : : : : 2 : +GND* : 200 : : : : 2 : +GND* : 201 : : : : 2 : +VCCIO2 : 202 : power : : 3.3V : 2 : +GND* : 203 : : : : 2 : +GND : 204 : gnd : : : : +GND* : 205 : : : : 2 : +GND* : 206 : : : : 2 : +B4 : 207 : input : 3.3-V LVTTL : : 2 : N +GND* : 208 : : : : 2 : diff --git a/adder_8b/adder_8b.pof b/adder_8b/adder_8b.pof new file mode 100644 index 0000000..29b3267 Binary files /dev/null and b/adder_8b/adder_8b.pof differ diff --git a/adder_8b/adder_8b.qpf b/adder_8b/adder_8b.qpf new file mode 100644 index 0000000..44b5033 --- /dev/null +++ b/adder_8b/adder_8b.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:21:41 March 07, 2022 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "9.0" +DATE = "10:21:41 March 07, 2022" + +# Revisions + +PROJECT_REVISION = "adder_8b" diff --git a/adder_8b/adder_8b.qsf b/adder_8b/adder_8b.qsf new file mode 100644 index 0000000..22d8fce --- /dev/null +++ b/adder_8b/adder_8b.qsf @@ -0,0 +1,53 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:21:41 March 07, 2022 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# adder_8b_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Cyclone II" +set_global_assignment -name DEVICE EP2C8Q208C8 +set_global_assignment -name TOP_LEVEL_ENTITY adder_8b +set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:21:41 MARCH 07, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name BDF_FILE adder_8b.bdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" \ No newline at end of file diff --git a/adder_8b/adder_8b.qws b/adder_8b/adder_8b.qws new file mode 100644 index 0000000..9b540c2 --- /dev/null +++ b/adder_8b/adder_8b.qws @@ -0,0 +1,14 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] +DocPathName=adder_8b.bdf +DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde} +IsChildFrameDetached=False +IsActiveChildFrame=True +ptn_Child1=StateMap diff --git a/adder_8b/adder_8b.sof b/adder_8b/adder_8b.sof new file mode 100644 index 0000000..6cc9658 Binary files /dev/null and b/adder_8b/adder_8b.sof differ diff --git a/adder_8b/adder_8b.tan.rpt b/adder_8b/adder_8b.tan.rpt new file mode 100644 index 0000000..81dd933 --- /dev/null +++ b/adder_8b/adder_8b.tan.rpt @@ -0,0 +1,228 @@ +Classic Timing Analyzer report for adder_8b +Mon Mar 07 10:22:25 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Parallel Compilation + 5. tpd + 6. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Worst-case tpd ; N/A ; None ; 19.344 ns ; A1 ; CO ; -- ; -- ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 0 ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Device Name ; EP2C8Q208C8 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; Off ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 1 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; 0.0% ; ++----------------------------+-------------+ + + ++---------------------------------------------------------+ +; tpd ; ++-------+-------------------+-----------------+------+----+ +; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; ++-------+-------------------+-----------------+------+----+ +; N/A ; None ; 19.344 ns ; A1 ; CO ; +; N/A ; None ; 19.220 ns ; B1 ; CO ; +; N/A ; None ; 18.199 ns ; B2 ; CO ; +; N/A ; None ; 18.173 ns ; A1 ; S7 ; +; N/A ; None ; 18.049 ns ; B1 ; S7 ; +; N/A ; None ; 17.501 ns ; A3 ; CO ; +; N/A ; None ; 17.423 ns ; B3 ; CO ; +; N/A ; None ; 17.266 ns ; B4 ; CO ; +; N/A ; None ; 17.091 ns ; A5 ; CO ; +; N/A ; None ; 17.075 ns ; A4 ; CO ; +; N/A ; None ; 17.028 ns ; B2 ; S7 ; +; N/A ; None ; 17.000 ns ; A1 ; S6 ; +; N/A ; None ; 16.876 ns ; B1 ; S6 ; +; N/A ; None ; 16.330 ns ; A3 ; S7 ; +; N/A ; None ; 16.252 ns ; B3 ; S7 ; +; N/A ; None ; 16.095 ns ; B4 ; S7 ; +; N/A ; None ; 15.940 ns ; B5 ; CO ; +; N/A ; None ; 15.920 ns ; A5 ; S7 ; +; N/A ; None ; 15.904 ns ; A4 ; S7 ; +; N/A ; None ; 15.855 ns ; B2 ; S6 ; +; N/A ; None ; 15.259 ns ; A0 ; CO ; +; N/A ; None ; 15.157 ns ; A3 ; S6 ; +; N/A ; None ; 15.079 ns ; B3 ; S6 ; +; N/A ; None ; 15.027 ns ; B0 ; CO ; +; N/A ; None ; 14.922 ns ; B4 ; S6 ; +; N/A ; None ; 14.769 ns ; B5 ; S7 ; +; N/A ; None ; 14.762 ns ; CI ; CO ; +; N/A ; None ; 14.759 ns ; A1 ; S5 ; +; N/A ; None ; 14.747 ns ; A5 ; S6 ; +; N/A ; None ; 14.731 ns ; A4 ; S6 ; +; N/A ; None ; 14.635 ns ; B1 ; S5 ; +; N/A ; None ; 14.560 ns ; A1 ; S2 ; +; N/A ; None ; 14.436 ns ; B1 ; S2 ; +; N/A ; None ; 14.088 ns ; A0 ; S7 ; +; N/A ; None ; 14.087 ns ; A1 ; S4 ; +; N/A ; None ; 13.963 ns ; B1 ; S4 ; +; N/A ; None ; 13.856 ns ; B0 ; S7 ; +; N/A ; None ; 13.695 ns ; A6 ; CO ; +; N/A ; None ; 13.614 ns ; B2 ; S5 ; +; N/A ; None ; 13.596 ns ; B5 ; S6 ; +; N/A ; None ; 13.591 ns ; CI ; S7 ; +; N/A ; None ; 13.448 ns ; A2 ; CO ; +; N/A ; None ; 13.408 ns ; B2 ; S2 ; +; N/A ; None ; 13.338 ns ; A1 ; S3 ; +; N/A ; None ; 13.214 ns ; B1 ; S3 ; +; N/A ; None ; 12.955 ns ; B6 ; CO ; +; N/A ; None ; 12.942 ns ; B2 ; S4 ; +; N/A ; None ; 12.916 ns ; A3 ; S5 ; +; N/A ; None ; 12.915 ns ; A0 ; S6 ; +; N/A ; None ; 12.838 ns ; B3 ; S5 ; +; N/A ; None ; 12.683 ns ; B0 ; S6 ; +; N/A ; None ; 12.681 ns ; B4 ; S5 ; +; N/A ; None ; 12.613 ns ; B7 ; CO ; +; N/A ; None ; 12.524 ns ; A6 ; S7 ; +; N/A ; None ; 12.501 ns ; A5 ; S5 ; +; N/A ; None ; 12.488 ns ; A4 ; S5 ; +; N/A ; None ; 12.418 ns ; CI ; S6 ; +; N/A ; None ; 12.408 ns ; A7 ; CO ; +; N/A ; None ; 12.277 ns ; A2 ; S7 ; +; N/A ; None ; 12.244 ns ; A3 ; S4 ; +; N/A ; None ; 12.193 ns ; B2 ; S3 ; +; N/A ; None ; 12.166 ns ; B3 ; S4 ; +; N/A ; None ; 12.007 ns ; B4 ; S4 ; +; N/A ; None ; 11.786 ns ; B6 ; S7 ; +; N/A ; None ; 11.579 ns ; A1 ; S1 ; +; N/A ; None ; 11.527 ns ; A4 ; S4 ; +; N/A ; None ; 11.489 ns ; A3 ; S3 ; +; N/A ; None ; 11.458 ns ; B1 ; S1 ; +; N/A ; None ; 11.443 ns ; B7 ; S7 ; +; N/A ; None ; 11.415 ns ; B3 ; S3 ; +; N/A ; None ; 11.378 ns ; A6 ; S6 ; +; N/A ; None ; 11.337 ns ; B5 ; S5 ; +; N/A ; None ; 11.243 ns ; A7 ; S7 ; +; N/A ; None ; 11.104 ns ; A2 ; S6 ; +; N/A ; None ; 11.091 ns ; B6 ; S6 ; +; N/A ; None ; 10.674 ns ; A0 ; S5 ; +; N/A ; None ; 10.475 ns ; A0 ; S2 ; +; N/A ; None ; 10.442 ns ; B0 ; S5 ; +; N/A ; None ; 10.294 ns ; A0 ; S0 ; +; N/A ; None ; 10.243 ns ; B0 ; S2 ; +; N/A ; None ; 10.177 ns ; CI ; S5 ; +; N/A ; None ; 10.065 ns ; B0 ; S0 ; +; N/A ; None ; 10.002 ns ; A0 ; S4 ; +; N/A ; None ; 9.978 ns ; CI ; S2 ; +; N/A ; None ; 9.800 ns ; CI ; S0 ; +; N/A ; None ; 9.770 ns ; B0 ; S4 ; +; N/A ; None ; 9.505 ns ; CI ; S4 ; +; N/A ; None ; 9.253 ns ; A0 ; S3 ; +; N/A ; None ; 9.021 ns ; B0 ; S3 ; +; N/A ; None ; 8.863 ns ; A2 ; S5 ; +; N/A ; None ; 8.756 ns ; CI ; S3 ; +; N/A ; None ; 8.661 ns ; A2 ; S2 ; +; N/A ; None ; 8.191 ns ; A2 ; S4 ; +; N/A ; None ; 7.490 ns ; A0 ; S1 ; +; N/A ; None ; 7.442 ns ; A2 ; S3 ; +; N/A ; None ; 7.258 ns ; B0 ; S1 ; +; N/A ; None ; 6.993 ns ; CI ; S1 ; ++-------+-------------------+-----------------+------+----+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:22:25 2022 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b --timing_analysis_only +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Longest tpd from source pin "A1" to destination pin "CO" is 19.344 ns + Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_57; Fanout = 2; PIN Node = 'A1' + Info: 2: + IC(6.202 ns) + CELL(0.651 ns) = 7.847 ns; Loc. = LCCOMB_X1_Y7_N12; Fanout = 4; COMB Node = '7400:inst8|4~0' + Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 8.444 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 2; COMB Node = '7400:inst13|4~1' + Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 9.201 ns; Loc. = LCCOMB_X1_Y7_N4; Fanout = 2; COMB Node = '7400:inst18|4~0' + Info: 5: + IC(0.387 ns) + CELL(0.370 ns) = 9.958 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = '7400:inst23|4~9' + Info: 6: + IC(0.412 ns) + CELL(0.650 ns) = 11.020 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 3; COMB Node = '7400:inst28|4~0' + Info: 7: + IC(1.736 ns) + CELL(0.206 ns) = 12.962 ns; Loc. = LCCOMB_X1_Y15_N24; Fanout = 2; COMB Node = '7400:inst33|4~0' + Info: 8: + IC(0.396 ns) + CELL(0.651 ns) = 14.009 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 1; COMB Node = '7400:inst38|4~0' + Info: 9: + IC(2.039 ns) + CELL(3.296 ns) = 19.344 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'CO' + Info: Total cell delay = 7.394 ns ( 38.22 % ) + Info: Total interconnect delay = 11.950 ns ( 61.78 % ) +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 212 megabytes + Info: Processing ended: Mon Mar 07 10:22:25 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/adder_8b/adder_8b.tan.summary b/adder_8b/adder_8b.tan.summary new file mode 100644 index 0000000..b333f61 --- /dev/null +++ b/adder_8b/adder_8b.tan.summary @@ -0,0 +1,26 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tpd +Slack : N/A +Required Time : None +Actual Time : 19.344 ns +From : A1 +To : CO +From Clock : -- +To Clock : -- +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- + diff --git a/adder_8b/db/adder_8b.(0).cnf.cdb b/adder_8b/db/adder_8b.(0).cnf.cdb new file mode 100644 index 0000000..319fe50 Binary files /dev/null and b/adder_8b/db/adder_8b.(0).cnf.cdb differ diff --git a/adder_8b/db/adder_8b.(0).cnf.hdb b/adder_8b/db/adder_8b.(0).cnf.hdb new file mode 100644 index 0000000..6e2e7e6 Binary files /dev/null and b/adder_8b/db/adder_8b.(0).cnf.hdb differ diff --git a/adder_8b/db/adder_8b.(1).cnf.cdb b/adder_8b/db/adder_8b.(1).cnf.cdb new file mode 100644 index 0000000..30a8556 Binary files /dev/null and b/adder_8b/db/adder_8b.(1).cnf.cdb differ diff --git a/adder_8b/db/adder_8b.(1).cnf.hdb b/adder_8b/db/adder_8b.(1).cnf.hdb new file mode 100644 index 0000000..4795141 Binary files /dev/null and b/adder_8b/db/adder_8b.(1).cnf.hdb differ diff --git a/adder_8b/db/adder_8b.(2).cnf.cdb b/adder_8b/db/adder_8b.(2).cnf.cdb new file mode 100644 index 0000000..7623026 Binary files /dev/null and b/adder_8b/db/adder_8b.(2).cnf.cdb differ diff --git a/adder_8b/db/adder_8b.(2).cnf.hdb b/adder_8b/db/adder_8b.(2).cnf.hdb new file mode 100644 index 0000000..6ee954e Binary files /dev/null and b/adder_8b/db/adder_8b.(2).cnf.hdb differ diff --git a/adder_8b/db/adder_8b.asm.qmsg b/adder_8b/db/adder_8b.asm.qmsg new file mode 100644 index 0000000..3d63743 --- /dev/null +++ b/adder_8b/db/adder_8b.asm.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:22:24 2022 " "Info: Processing started: Mon Mar 07 10:22:24 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" { } { } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1} +{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" { } { } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:22:24 2022 " "Info: Processing ended: Mon Mar 07 10:22:24 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/adder_8b/db/adder_8b.asm_labs.ddb b/adder_8b/db/adder_8b.asm_labs.ddb new file mode 100644 index 0000000..94fd686 Binary files /dev/null and b/adder_8b/db/adder_8b.asm_labs.ddb differ diff --git a/adder_8b/db/adder_8b.cbx.xml b/adder_8b/db/adder_8b.cbx.xml new file mode 100644 index 0000000..baec309 --- /dev/null +++ b/adder_8b/db/adder_8b.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/adder_8b/db/adder_8b.cmp.bpm b/adder_8b/db/adder_8b.cmp.bpm new file mode 100644 index 0000000..276f82b Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.bpm differ diff --git a/adder_8b/db/adder_8b.cmp.cdb b/adder_8b/db/adder_8b.cmp.cdb new file mode 100644 index 0000000..4df6d6f Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.cdb differ diff --git a/adder_8b/db/adder_8b.cmp.ecobp b/adder_8b/db/adder_8b.cmp.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.ecobp differ diff --git a/adder_8b/db/adder_8b.cmp.hdb b/adder_8b/db/adder_8b.cmp.hdb new file mode 100644 index 0000000..ae45bbe Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.hdb differ diff --git a/adder_8b/db/adder_8b.cmp.kpt b/adder_8b/db/adder_8b.cmp.kpt new file mode 100644 index 0000000..fd30264 --- /dev/null +++ b/adder_8b/db/adder_8b.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/adder_8b/db/adder_8b.cmp.logdb b/adder_8b/db/adder_8b.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/adder_8b/db/adder_8b.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/adder_8b/db/adder_8b.cmp.rdb b/adder_8b/db/adder_8b.cmp.rdb new file mode 100644 index 0000000..b417b27 Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.rdb differ diff --git a/adder_8b/db/adder_8b.cmp.tdb b/adder_8b/db/adder_8b.cmp.tdb new file mode 100644 index 0000000..ee6d8e8 Binary files /dev/null and b/adder_8b/db/adder_8b.cmp.tdb differ diff --git a/adder_8b/db/adder_8b.cmp0.ddb b/adder_8b/db/adder_8b.cmp0.ddb new file mode 100644 index 0000000..bb7b0b3 Binary files /dev/null and b/adder_8b/db/adder_8b.cmp0.ddb differ diff --git a/adder_8b/db/adder_8b.cmp2.ddb b/adder_8b/db/adder_8b.cmp2.ddb new file mode 100644 index 0000000..0a3ce14 Binary files /dev/null and b/adder_8b/db/adder_8b.cmp2.ddb differ diff --git a/adder_8b/db/adder_8b.cmp_merge.kpt b/adder_8b/db/adder_8b.cmp_merge.kpt new file mode 100644 index 0000000..e6e63e0 --- /dev/null +++ b/adder_8b/db/adder_8b.cmp_merge.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/adder_8b/db/adder_8b.db_info b/adder_8b/db/adder_8b.db_info new file mode 100644 index 0000000..89f88e0 --- /dev/null +++ b/adder_8b/db/adder_8b.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +Version_Index = 167832322 +Creation_Time = Mon Mar 07 10:21:41 2022 diff --git a/adder_8b/db/adder_8b.eco.cdb b/adder_8b/db/adder_8b.eco.cdb new file mode 100644 index 0000000..6612017 Binary files /dev/null and b/adder_8b/db/adder_8b.eco.cdb differ diff --git a/adder_8b/db/adder_8b.fit.qmsg b/adder_8b/db/adder_8b.fit.qmsg new file mode 100644 index 0000000..5e266ed --- /dev/null +++ b/adder_8b/db/adder_8b.fit.qmsg @@ -0,0 +1,39 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:22:22 2022 " "Info: Processing started: Mon Mar 07 10:22:22 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "IMPP_MPP_USER_DEVICE" "adder_8b EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"adder_8b\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} } { } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1} +{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} } { } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "26 26 " "Warning: No exact pin location assignment(s) for 26 pins of 26 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CO " "Info: Pin CO not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CO } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 32 504 680 48 "CO" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CO } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S7 " "Info: Pin S7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S7 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 64 504 680 80 "S7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S0 " "Info: Pin S0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S0 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2120 504 680 2136 "S0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S1 " "Info: Pin S1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S1 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1840 504 680 1856 "S1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S2 " "Info: Pin S2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S2 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1544 504 680 1560 "S2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S3 " "Info: Pin S3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S3 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1248 504 680 1264 "S3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S4 " "Info: Pin S4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S4 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 952 504 680 968 "S4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S5 " "Info: Pin S5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S5 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 656 504 680 672 "S5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S6 " "Info: Pin S6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { S6 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 360 504 680 376 "S6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { S6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6 " "Info: Pin A6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A6 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 344 48 216 360 "A6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1232 48 216 1248 "A3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B3 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1248 48 216 1264 "B3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 936 48 216 952 "A4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A2 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1528 48 216 1544 "A2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A0 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2104 48 216 2120 "A0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CI " "Info: Pin CI not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CI } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2136 48 216 2152 "CI" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CI } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Info: Pin B0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B0 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2120 48 216 2136 "B0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A1 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1824 48 216 1840 "A1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B1 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1840 48 216 1856 "B1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B2 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1544 48 216 1560 "B2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B4 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 952 48 216 968 "B4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A5 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 640 48 216 656 "A5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5 " "Info: Pin B5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B5 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 656 48 216 672 "B5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6 " "Info: Pin B6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B6 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 360 48 216 376 "B6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7 " "Info: Pin A7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A7 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 48 48 216 64 "A7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7 " "Info: Pin B7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B7 } } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 64 48 216 80 "B7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} } { } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1} +{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." { } { } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0 0 "Starting register packing" 0 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" { } { } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" { } { } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" { } { } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" { } { } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1} } { } 0 0 "Finished register packing" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "26 unused 3.3V 17 9 0 " "Info: Number of I/O pins in group: 26 (unused VREF, 3.3V VCCIO, 17 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." { } { } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1} } { } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} } { } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X10_Y9 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X10_Y9" { } { } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" { } { } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" { } { } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1} } { } 0 0 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1} +{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "CO 0 " "Info: Pin \"CO\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S7 0 " "Info: Pin \"S7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S0 0 " "Info: Pin \"S0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S1 0 " "Info: Pin \"S1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S2 0 " "Info: Pin \"S2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S3 0 " "Info: Pin \"S3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S4 0 " "Info: Pin \"S4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S5 0 " "Info: Pin \"S5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S6 0 " "Info: Pin \"S6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} } { } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." { } { } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1} +{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/quartus/adder_8b/adder_8b.fit.smsg " "Info: Generated suppressed messages file D:/projects/quartus/adder_8b/adder_8b.fit.smsg" { } { } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "305 " "Info: Peak virtual memory: 305 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:22:23 2022 " "Info: Processing ended: Mon Mar 07 10:22:23 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/adder_8b/db/adder_8b.hier_info b/adder_8b/db/adder_8b.hier_info new file mode 100644 index 0000000..7be6838 --- /dev/null +++ b/adder_8b/db/adder_8b.hier_info @@ -0,0 +1,286 @@ +|adder_8b +CO <= 7400:inst38.1 +A7 => 7400:inst39.3 +A7 => 7486:inst36.2 +B7 => 7400:inst39.2 +B7 => 7486:inst36.3 +A6 => 7400:inst34.3 +A6 => 7486:inst31.2 +B6 => 7400:inst34.2 +B6 => 7486:inst31.3 +A5 => 7400:inst29.3 +A5 => 7486:inst26.2 +B5 => 7400:inst29.2 +B5 => 7486:inst26.3 +A4 => 7400:inst24.3 +A4 => 7486:inst21.2 +B4 => 7400:inst24.2 +B4 => 7486:inst21.3 +A3 => 7400:inst19.3 +A3 => 7486:inst16.2 +B3 => 7400:inst19.2 +B3 => 7486:inst16.3 +A2 => 7400:inst14.3 +A2 => 7486:inst11.2 +B2 => 7400:inst14.2 +B2 => 7486:inst11.3 +A1 => 7400:inst9.3 +A1 => 7486:inst6.2 +B1 => 7400:inst9.2 +B1 => 7486:inst6.3 +A0 => 7400:inst4.3 +A0 => 7486:inst.2 +B0 => 7400:inst4.2 +B0 => 7486:inst.3 +CI => 7400:inst2.3 +CI => 7486:inst5.3 +S7 <= 7486:inst40.1 +S0 <= 7486:inst5.1 +S1 <= 7486:inst10.1 +S2 <= 7486:inst15.1 +S3 <= 7486:inst20.1 +S4 <= 7486:inst25.1 +S5 <= 7486:inst30.1 +S6 <= 7486:inst35.1 + + +|adder_8b|7400:inst38 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst39 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst37 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst33 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst34 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst32 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst28 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst29 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst27 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst23 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst24 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst22 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst18 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst19 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst17 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst13 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst14 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst12 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst8 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst9 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst7 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst3 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst4 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7400:inst2 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst6 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst11 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst16 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst21 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst26 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst31 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst36 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst40 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst5 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst10 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst15 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst20 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst25 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst30 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + +|adder_8b|7486:inst35 +1 <= 4.DB_MAX_OUTPUT_PORT_TYPE +2 => 4.IN0 +3 => 4.IN1 + + diff --git a/adder_8b/db/adder_8b.hif b/adder_8b/db/adder_8b.hif new file mode 100644 index 0000000..e5ca282 --- /dev/null +++ b/adder_8b/db/adder_8b.hif @@ -0,0 +1,120 @@ +Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +11 +936 +OFF +OFF +OFF +ON +ON +ON +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +adder_8b +# storage +db|adder_8b.(0).cnf +db|adder_8b.(0).cnf +# case_insensitive +# source_file +adder_8b.bdf +a2e51ddcd21f2ca4364ec3cc2afc185 +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +| +} +# macro_sequence + +# end +# entity +7400 +# storage +db|adder_8b.(1).cnf +db|adder_8b.(1).cnf +# case_insensitive +# source_file +..|..|..|altera|90sp2|quartus|libraries|others|maxplus2|7400.bdf +2bbb3be4da5c8a854468ca6be3dac +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +7400:inst38 +7400:inst39 +7400:inst37 +7400:inst33 +7400:inst34 +7400:inst32 +7400:inst28 +7400:inst29 +7400:inst27 +7400:inst23 +7400:inst24 +7400:inst22 +7400:inst18 +7400:inst19 +7400:inst17 +7400:inst13 +7400:inst14 +7400:inst12 +7400:inst8 +7400:inst9 +7400:inst7 +7400:inst3 +7400:inst4 +7400:inst2 +} +# macro_sequence + +# end +# entity +7486 +# storage +db|adder_8b.(2).cnf +db|adder_8b.(2).cnf +# case_insensitive +# source_file +..|..|..|altera|90sp2|quartus|libraries|others|maxplus2|7486.bdf +66760dceba984b0dca8067dd21fcf +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +7486:inst +7486:inst6 +7486:inst11 +7486:inst16 +7486:inst21 +7486:inst26 +7486:inst31 +7486:inst36 +7486:inst40 +7486:inst5 +7486:inst10 +7486:inst15 +7486:inst20 +7486:inst25 +7486:inst30 +7486:inst35 +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/adder_8b/db/adder_8b.lpc.html b/adder_8b/db/adder_8b.lpc.html new file mode 100644 index 0000000..fd4875d --- /dev/null +++ b/adder_8b/db/adder_8b.lpc.html @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + +
HierarchyInputConstant InputUnused InputFloating InputOutputConstant OutputUnused OutputFloating OutputBidirConstant BidirUnused BidirInput only BidirOutput only Bidir
diff --git a/adder_8b/db/adder_8b.lpc.rdb b/adder_8b/db/adder_8b.lpc.rdb new file mode 100644 index 0000000..8bd163a Binary files /dev/null and b/adder_8b/db/adder_8b.lpc.rdb differ diff --git a/adder_8b/db/adder_8b.lpc.txt b/adder_8b/db/adder_8b.lpc.txt new file mode 100644 index 0000000..a463804 --- /dev/null +++ b/adder_8b/db/adder_8b.lpc.txt @@ -0,0 +1,5 @@ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Legal Partition Candidates ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ diff --git a/adder_8b/db/adder_8b.map.bpm b/adder_8b/db/adder_8b.map.bpm new file mode 100644 index 0000000..d76aff7 Binary files /dev/null and b/adder_8b/db/adder_8b.map.bpm differ diff --git a/adder_8b/db/adder_8b.map.cdb b/adder_8b/db/adder_8b.map.cdb new file mode 100644 index 0000000..abed25c Binary files /dev/null and b/adder_8b/db/adder_8b.map.cdb differ diff --git a/adder_8b/db/adder_8b.map.ecobp b/adder_8b/db/adder_8b.map.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/adder_8b/db/adder_8b.map.ecobp differ diff --git a/adder_8b/db/adder_8b.map.hdb b/adder_8b/db/adder_8b.map.hdb new file mode 100644 index 0000000..08f1806 Binary files /dev/null and b/adder_8b/db/adder_8b.map.hdb differ diff --git a/adder_8b/db/adder_8b.map.kpt b/adder_8b/db/adder_8b.map.kpt new file mode 100644 index 0000000..8bd14c8 --- /dev/null +++ b/adder_8b/db/adder_8b.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/adder_8b/db/adder_8b.map.logdb b/adder_8b/db/adder_8b.map.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/adder_8b/db/adder_8b.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/adder_8b/db/adder_8b.map.qmsg b/adder_8b/db/adder_8b.map.qmsg new file mode 100644 index 0000000..ca9ca77 --- /dev/null +++ b/adder_8b/db/adder_8b.map.qmsg @@ -0,0 +1,11 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:22:20 2022 " "Info: Processing started: Mon Mar 07 10:22:20 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_8b -c adder_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off adder_8b -c adder_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file adder_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8b " "Info: Found entity 1: adder_8b" { } { { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "adder_8b " "Info: Elaborating entity \"adder_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7400 7400:inst38 " "Info: Elaborating entity \"7400\" for hierarchy \"7400:inst38\"" { } { { "adder_8b.bdf" "inst38" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 184 400 464 224 "inst38" "" } } } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1} +{ "Info" "ISGN_ELABORATION_HEADER" "7400:inst38 " "Info: Elaborated megafunction instantiation \"7400:inst38\"" { } { { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 184 400 464 224 "inst38" "" } } } } } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7486 7486:inst " "Info: Elaborating entity \"7486\" for hierarchy \"7486:inst\"" { } { { "adder_8b.bdf" "inst" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2096 272 336 2136 "inst" "" } } } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1} +{ "Info" "ISGN_ELABORATION_HEADER" "7486:inst " "Info: Elaborated megafunction instantiation \"7486:inst\"" { } { { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 2096 272 336 2136 "inst" "" } } } } } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_TM_SUMMARY" "47 " "Info: Implemented 47 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Info: Implemented 17 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "21 " "Info: Implemented 21 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:22:21 2022 " "Info: Processing ended: Mon Mar 07 10:22:21 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/adder_8b/db/adder_8b.map_bb.cdb b/adder_8b/db/adder_8b.map_bb.cdb new file mode 100644 index 0000000..dc5ba25 Binary files /dev/null and b/adder_8b/db/adder_8b.map_bb.cdb differ diff --git a/adder_8b/db/adder_8b.map_bb.hdb b/adder_8b/db/adder_8b.map_bb.hdb new file mode 100644 index 0000000..ae9b438 Binary files /dev/null and b/adder_8b/db/adder_8b.map_bb.hdb differ diff --git a/adder_8b/db/adder_8b.map_bb.logdb b/adder_8b/db/adder_8b.map_bb.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/adder_8b/db/adder_8b.map_bb.logdb @@ -0,0 +1 @@ +v1 diff --git a/adder_8b/db/adder_8b.pre_map.cdb b/adder_8b/db/adder_8b.pre_map.cdb new file mode 100644 index 0000000..fdbc9eb Binary files /dev/null and b/adder_8b/db/adder_8b.pre_map.cdb differ diff --git a/adder_8b/db/adder_8b.pre_map.hdb b/adder_8b/db/adder_8b.pre_map.hdb new file mode 100644 index 0000000..a39219f Binary files /dev/null and b/adder_8b/db/adder_8b.pre_map.hdb differ diff --git a/adder_8b/db/adder_8b.rtlv.hdb b/adder_8b/db/adder_8b.rtlv.hdb new file mode 100644 index 0000000..f76d237 Binary files /dev/null and b/adder_8b/db/adder_8b.rtlv.hdb differ diff --git a/adder_8b/db/adder_8b.rtlv_sg.cdb b/adder_8b/db/adder_8b.rtlv_sg.cdb new file mode 100644 index 0000000..f1be617 Binary files /dev/null and b/adder_8b/db/adder_8b.rtlv_sg.cdb differ diff --git a/adder_8b/db/adder_8b.rtlv_sg_swap.cdb b/adder_8b/db/adder_8b.rtlv_sg_swap.cdb new file mode 100644 index 0000000..7e46c61 Binary files /dev/null and b/adder_8b/db/adder_8b.rtlv_sg_swap.cdb differ diff --git a/adder_8b/db/adder_8b.sgdiff.cdb b/adder_8b/db/adder_8b.sgdiff.cdb new file mode 100644 index 0000000..2ebafb3 Binary files /dev/null and b/adder_8b/db/adder_8b.sgdiff.cdb differ diff --git a/adder_8b/db/adder_8b.sgdiff.hdb b/adder_8b/db/adder_8b.sgdiff.hdb new file mode 100644 index 0000000..e10e311 Binary files /dev/null and b/adder_8b/db/adder_8b.sgdiff.hdb differ diff --git a/adder_8b/db/adder_8b.sld_design_entry.sci b/adder_8b/db/adder_8b.sld_design_entry.sci new file mode 100644 index 0000000..904d003 Binary files /dev/null and b/adder_8b/db/adder_8b.sld_design_entry.sci differ diff --git a/adder_8b/db/adder_8b.sld_design_entry_dsc.sci b/adder_8b/db/adder_8b.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2000bdc Binary files /dev/null and b/adder_8b/db/adder_8b.sld_design_entry_dsc.sci differ diff --git a/adder_8b/db/adder_8b.syn_hier_info b/adder_8b/db/adder_8b.syn_hier_info new file mode 100644 index 0000000..e69de29 diff --git a/adder_8b/db/adder_8b.tan.qmsg b/adder_8b/db/adder_8b.tan.qmsg new file mode 100644 index 0000000..14356c5 --- /dev/null +++ b/adder_8b/db/adder_8b.tan.qmsg @@ -0,0 +1,6 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:22:25 2022 " "Info: Processing started: Mon Mar 07 10:22:25 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off adder_8b -c adder_8b --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "ITDB_FULL_TPD_RESULT" "A1 CO 19.344 ns Longest " "Info: Longest tpd from source pin \"A1\" to destination pin \"CO\" is 19.344 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.994 ns) 0.994 ns A1 1 PIN PIN_57 2 " "Info: 1: + IC(0.000 ns) + CELL(0.994 ns) = 0.994 ns; Loc. = PIN_57; Fanout = 2; PIN Node = 'A1'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 1824 48 216 1840 "A1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.202 ns) + CELL(0.651 ns) 7.847 ns 7400:inst8\|4~0 2 COMB LCCOMB_X1_Y7_N12 4 " "Info: 2: + IC(6.202 ns) + CELL(0.651 ns) = 7.847 ns; Loc. = LCCOMB_X1_Y7_N12; Fanout = 4; COMB Node = '7400:inst8\|4~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.853 ns" { A1 7400:inst8|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.206 ns) 8.444 ns 7400:inst13\|4~1 3 COMB LCCOMB_X1_Y7_N8 2 " "Info: 3: + IC(0.391 ns) + CELL(0.206 ns) = 8.444 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 2; COMB Node = '7400:inst13\|4~1'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.597 ns" { 7400:inst8|4~0 7400:inst13|4~1 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 9.201 ns 7400:inst18\|4~0 4 COMB LCCOMB_X1_Y7_N4 2 " "Info: 4: + IC(0.387 ns) + CELL(0.370 ns) = 9.201 ns; Loc. = LCCOMB_X1_Y7_N4; Fanout = 2; COMB Node = '7400:inst18\|4~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { 7400:inst13|4~1 7400:inst18|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.370 ns) 9.958 ns 7400:inst23\|4~9 5 COMB LCCOMB_X1_Y7_N6 2 " "Info: 5: + IC(0.387 ns) + CELL(0.370 ns) = 9.958 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = '7400:inst23\|4~9'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.757 ns" { 7400:inst18|4~0 7400:inst23|4~9 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.650 ns) 11.020 ns 7400:inst28\|4~0 6 COMB LCCOMB_X1_Y7_N0 3 " "Info: 6: + IC(0.412 ns) + CELL(0.650 ns) = 11.020 ns; Loc. = LCCOMB_X1_Y7_N0; Fanout = 3; COMB Node = '7400:inst28\|4~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.062 ns" { 7400:inst23|4~9 7400:inst28|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.206 ns) 12.962 ns 7400:inst33\|4~0 7 COMB LCCOMB_X1_Y15_N24 2 " "Info: 7: + IC(1.736 ns) + CELL(0.206 ns) = 12.962 ns; Loc. = LCCOMB_X1_Y15_N24; Fanout = 2; COMB Node = '7400:inst33\|4~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.942 ns" { 7400:inst28|4~0 7400:inst33|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.651 ns) 14.009 ns 7400:inst38\|4~0 8 COMB LCCOMB_X1_Y15_N4 1 " "Info: 8: + IC(0.396 ns) + CELL(0.651 ns) = 14.009 ns; Loc. = LCCOMB_X1_Y15_N4; Fanout = 1; COMB Node = '7400:inst38\|4~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { 7400:inst33|4~0 7400:inst38|4~0 } "NODE_NAME" } } { "7400.bdf" "" { Schematic "d:/altera/90sp2/quartus/libraries/others/maxplus2/7400.bdf" { { 160 288 352 200 "4" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.039 ns) + CELL(3.296 ns) 19.344 ns CO 9 PIN PIN_58 0 " "Info: 9: + IC(2.039 ns) + CELL(3.296 ns) = 19.344 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'CO'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.335 ns" { 7400:inst38|4~0 CO } "NODE_NAME" } } { "adder_8b.bdf" "" { Schematic "D:/projects/quartus/adder_8b/adder_8b.bdf" { { 32 504 680 48 "CO" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.394 ns ( 38.22 % ) " "Info: Total cell delay = 7.394 ns ( 38.22 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.950 ns ( 61.78 % ) " "Info: Total interconnect delay = 11.950 ns ( 61.78 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "19.344 ns" { A1 7400:inst8|4~0 7400:inst13|4~1 7400:inst18|4~0 7400:inst23|4~9 7400:inst28|4~0 7400:inst33|4~0 7400:inst38|4~0 CO } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "19.344 ns" { A1 {} A1~combout {} 7400:inst8|4~0 {} 7400:inst13|4~1 {} 7400:inst18|4~0 {} 7400:inst23|4~9 {} 7400:inst28|4~0 {} 7400:inst33|4~0 {} 7400:inst38|4~0 {} CO {} } { 0.000ns 0.000ns 6.202ns 0.391ns 0.387ns 0.387ns 0.412ns 1.736ns 0.396ns 2.039ns } { 0.000ns 0.994ns 0.651ns 0.206ns 0.370ns 0.370ns 0.650ns 0.206ns 0.651ns 3.296ns } "" } } } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:22:25 2022 " "Info: Processing ended: Mon Mar 07 10:22:25 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/adder_8b/db/adder_8b.tis_db_list.ddb b/adder_8b/db/adder_8b.tis_db_list.ddb new file mode 100644 index 0000000..2a9a6ed Binary files /dev/null and b/adder_8b/db/adder_8b.tis_db_list.ddb differ diff --git a/adder_8b/db/adder_8b.tmw_info b/adder_8b/db/adder_8b.tmw_info new file mode 100644 index 0000000..f9d7d70 --- /dev/null +++ b/adder_8b/db/adder_8b.tmw_info @@ -0,0 +1,6 @@ +start_full_compilation:s:00:00:06 +start_analysis_synthesis:s:00:00:02-start_full_compilation +start_analysis_elaboration:s-start_full_compilation +start_fitter:s:00:00:02-start_full_compilation +start_assembler:s:00:00:01-start_full_compilation +start_timing_analyzer:s:00:00:01-start_full_compilation diff --git a/adder_8b/incremental_db/README b/adder_8b/incremental_db/README new file mode 100644 index 0000000..9f62dcd --- /dev/null +++ b/adder_8b/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.atm b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.atm new file mode 100644 index 0000000..ddb4508 Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.atm differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.dfp b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.dfp new file mode 100644 index 0000000..b1c67d6 Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.dfp differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.hdbx b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.hdbx new file mode 100644 index 0000000..88453f0 Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.hdbx differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.kpt b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.kpt new file mode 100644 index 0000000..c1e72d7 --- /dev/null +++ b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.logdb b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.rcf b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.rcf new file mode 100644 index 0000000..f60c384 Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.cmp.rcf differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.atm b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.atm new file mode 100644 index 0000000..7ae03df Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.atm differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.dpi b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.dpi new file mode 100644 index 0000000..cd608df Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.dpi differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.hdbx b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.hdbx new file mode 100644 index 0000000..06f8fcd Binary files /dev/null and b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.hdbx differ diff --git a/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.kpt b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.kpt new file mode 100644 index 0000000..c380cc7 --- /dev/null +++ b/adder_8b/incremental_db/compiled_partitions/adder_8b.root_partition.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/register_8b/db/register_8b.(0).cnf.cdb b/register_8b/db/register_8b.(0).cnf.cdb new file mode 100644 index 0000000..252bdf3 Binary files /dev/null and b/register_8b/db/register_8b.(0).cnf.cdb differ diff --git a/register_8b/db/register_8b.(0).cnf.hdb b/register_8b/db/register_8b.(0).cnf.hdb new file mode 100644 index 0000000..7f81ca7 Binary files /dev/null and b/register_8b/db/register_8b.(0).cnf.hdb differ diff --git a/register_8b/db/register_8b.asm.qmsg b/register_8b/db/register_8b.asm.qmsg new file mode 100644 index 0000000..5e7b877 --- /dev/null +++ b/register_8b/db/register_8b.asm.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:09:56 2022 " "Info: Processing started: Mon Mar 07 09:09:56 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off register_8b -c register_8b " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off register_8b -c register_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" { } { } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1} +{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" { } { } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:09:56 2022 " "Info: Processing ended: Mon Mar 07 09:09:56 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/register_8b/db/register_8b.asm_labs.ddb b/register_8b/db/register_8b.asm_labs.ddb new file mode 100644 index 0000000..16465da Binary files /dev/null and b/register_8b/db/register_8b.asm_labs.ddb differ diff --git a/register_8b/db/register_8b.cbx.xml b/register_8b/db/register_8b.cbx.xml new file mode 100644 index 0000000..1794d22 --- /dev/null +++ b/register_8b/db/register_8b.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/register_8b/db/register_8b.cmp.bpm b/register_8b/db/register_8b.cmp.bpm new file mode 100644 index 0000000..384985c Binary files /dev/null and b/register_8b/db/register_8b.cmp.bpm differ diff --git a/register_8b/db/register_8b.cmp.cdb b/register_8b/db/register_8b.cmp.cdb new file mode 100644 index 0000000..6930614 Binary files /dev/null and b/register_8b/db/register_8b.cmp.cdb differ diff --git a/register_8b/db/register_8b.cmp.ecobp b/register_8b/db/register_8b.cmp.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/register_8b/db/register_8b.cmp.ecobp differ diff --git a/register_8b/db/register_8b.cmp.hdb b/register_8b/db/register_8b.cmp.hdb new file mode 100644 index 0000000..7665214 Binary files /dev/null and b/register_8b/db/register_8b.cmp.hdb differ diff --git a/register_8b/db/register_8b.cmp.kpt b/register_8b/db/register_8b.cmp.kpt new file mode 100644 index 0000000..7dcef92 --- /dev/null +++ b/register_8b/db/register_8b.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/register_8b/db/register_8b.cmp.logdb b/register_8b/db/register_8b.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/register_8b/db/register_8b.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/register_8b/db/register_8b.cmp.rdb b/register_8b/db/register_8b.cmp.rdb new file mode 100644 index 0000000..00cf8ad Binary files /dev/null and b/register_8b/db/register_8b.cmp.rdb differ diff --git a/register_8b/db/register_8b.cmp.tdb b/register_8b/db/register_8b.cmp.tdb new file mode 100644 index 0000000..b291d0a Binary files /dev/null and b/register_8b/db/register_8b.cmp.tdb differ diff --git a/register_8b/db/register_8b.cmp0.ddb b/register_8b/db/register_8b.cmp0.ddb new file mode 100644 index 0000000..805b6c3 Binary files /dev/null and b/register_8b/db/register_8b.cmp0.ddb differ diff --git a/register_8b/db/register_8b.cmp2.ddb b/register_8b/db/register_8b.cmp2.ddb new file mode 100644 index 0000000..6bc390f Binary files /dev/null and b/register_8b/db/register_8b.cmp2.ddb differ diff --git a/register_8b/db/register_8b.cmp_merge.kpt b/register_8b/db/register_8b.cmp_merge.kpt new file mode 100644 index 0000000..901c895 --- /dev/null +++ b/register_8b/db/register_8b.cmp_merge.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/register_8b/db/register_8b.db_info b/register_8b/db/register_8b.db_info new file mode 100644 index 0000000..12b4a80 --- /dev/null +++ b/register_8b/db/register_8b.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +Version_Index = 167832322 +Creation_Time = Mon Mar 07 09:08:50 2022 diff --git a/register_8b/db/register_8b.eco.cdb b/register_8b/db/register_8b.eco.cdb new file mode 100644 index 0000000..6612017 Binary files /dev/null and b/register_8b/db/register_8b.eco.cdb differ diff --git a/register_8b/db/register_8b.fit.qmsg b/register_8b/db/register_8b.fit.qmsg new file mode 100644 index 0000000..a4e6793 --- /dev/null +++ b/register_8b/db/register_8b.fit.qmsg @@ -0,0 +1,41 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:09:54 2022 " "Info: Processing started: Mon Mar 07 09:09:54 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off register_8b -c register_8b " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off register_8b -c register_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "IMPP_MPP_USER_DEVICE" "register_8b EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"register_8b\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} } { } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1} +{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} } { } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "18 18 " "Warning: No exact pin location assignment(s) for 18 pins of 18 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q7 " "Info: Pin Q7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q7 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 80 464 640 96 "Q7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q6 " "Info: Pin Q6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q6 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 176 464 640 192 "Q6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q5 " "Info: Pin Q5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q5 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 272 464 640 288 "Q5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q4 " "Info: Pin Q4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q4 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 368 464 640 384 "Q4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q3 " "Info: Pin Q3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q3 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 464 464 640 480 "Q3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2 " "Info: Pin Q2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q2 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 560 464 640 576 "Q2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1 " "Info: Pin Q1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q1 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 656 464 640 672 "Q1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q0 " "Info: Pin Q0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Q0 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 752 464 640 768 "Q0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D7 " "Info: Pin D7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D7 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 80 32 200 96 "D7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CP " "Info: Pin CP not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CP } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLR " "Info: Pin CLR not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLR } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 8 32 200 24 "CLR" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D6 " "Info: Pin D6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D6 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 176 32 200 192 "D6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D5 " "Info: Pin D5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D5 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 272 32 200 288 "D5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D4 " "Info: Pin D4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D4 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 368 32 200 384 "D4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D3 " "Info: Pin D3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D3 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 464 32 200 480 "D3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D2 " "Info: Pin D2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D2 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 560 32 200 576 "D2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D1 " "Info: Pin D1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D1 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 656 32 200 672 "D1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D0 " "Info: Pin D0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { D0 } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 752 32 200 768 "D0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} } { } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1} +{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." { } { } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CP (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CP (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" { } { } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CP } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLR (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node CLR (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" { } { } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CLR } } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 8 32 200 24 "CLR" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLR } "NODE_NAME" } } } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0 0 "Starting register packing" 0 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" { } { } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" { } { } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" { } { } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" { } { } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1} } { } 0 0 "Finished register packing" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "16 unused 3.3V 8 8 0 " "Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." { } { } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1} } { } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 28 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used -- 28 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} } { } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" { } { } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" { } { } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" { } { } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1} } { } 0 0 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1} +{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q7 0 " "Info: Pin \"Q7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q6 0 " "Info: Pin \"Q6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q5 0 " "Info: Pin \"Q5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q4 0 " "Info: Pin \"Q4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} } { } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." { } { } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1} +{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/quartus/register_8b/register_8b.fit.smsg " "Info: Generated suppressed messages file D:/projects/quartus/register_8b/register_8b.fit.smsg" { } { } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:09:55 2022 " "Info: Processing ended: Mon Mar 07 09:09:55 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/register_8b/db/register_8b.hier_info b/register_8b/db/register_8b.hier_info new file mode 100644 index 0000000..82fc478 --- /dev/null +++ b/register_8b/db/register_8b.hier_info @@ -0,0 +1,43 @@ +|register_8b +Q7 <= inst.DB_MAX_OUTPUT_PORT_TYPE +CLR => inst.ACLR +CLR => inst.PRESET +CLR => inst2.ACLR +CLR => inst2.PRESET +CLR => inst3.ACLR +CLR => inst3.PRESET +CLR => inst4.ACLR +CLR => inst4.PRESET +CLR => inst5.ACLR +CLR => inst5.PRESET +CLR => inst6.ACLR +CLR => inst6.PRESET +CLR => inst7.ACLR +CLR => inst7.PRESET +CLR => inst8.ACLR +CLR => inst8.PRESET +CP => inst.CLK +CP => inst2.CLK +CP => inst3.CLK +CP => inst4.CLK +CP => inst5.CLK +CP => inst6.CLK +CP => inst7.CLK +CP => inst8.CLK +D7 => inst.DATAIN +Q6 <= inst2.DB_MAX_OUTPUT_PORT_TYPE +D6 => inst2.DATAIN +Q5 <= inst3.DB_MAX_OUTPUT_PORT_TYPE +D5 => inst3.DATAIN +Q4 <= inst4.DB_MAX_OUTPUT_PORT_TYPE +D4 => inst4.DATAIN +Q3 <= inst5.DB_MAX_OUTPUT_PORT_TYPE +D3 => inst5.DATAIN +Q2 <= inst6.DB_MAX_OUTPUT_PORT_TYPE +D2 => inst6.DATAIN +Q1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE +D1 => inst7.DATAIN +Q0 <= inst8.DB_MAX_OUTPUT_PORT_TYPE +D0 => inst8.DATAIN + + diff --git a/register_8b/db/register_8b.hif b/register_8b/db/register_8b.hif new file mode 100644 index 0000000..fedb6d4 --- /dev/null +++ b/register_8b/db/register_8b.hif @@ -0,0 +1,42 @@ +Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +11 +936 +OFF +OFF +OFF +ON +ON +ON +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +register_8b +# storage +db|register_8b.(0).cnf +db|register_8b.(0).cnf +# case_insensitive +# source_file +register_8b.bdf +15bb6d6fc64f9448fba2946de88c4c4d +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +| +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/register_8b/db/register_8b.lpc.html b/register_8b/db/register_8b.lpc.html new file mode 100644 index 0000000..fd4875d --- /dev/null +++ b/register_8b/db/register_8b.lpc.html @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + +
HierarchyInputConstant InputUnused InputFloating InputOutputConstant OutputUnused OutputFloating OutputBidirConstant BidirUnused BidirInput only BidirOutput only Bidir
diff --git a/register_8b/db/register_8b.lpc.rdb b/register_8b/db/register_8b.lpc.rdb new file mode 100644 index 0000000..8bd163a Binary files /dev/null and b/register_8b/db/register_8b.lpc.rdb differ diff --git a/register_8b/db/register_8b.lpc.txt b/register_8b/db/register_8b.lpc.txt new file mode 100644 index 0000000..a463804 --- /dev/null +++ b/register_8b/db/register_8b.lpc.txt @@ -0,0 +1,5 @@ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Legal Partition Candidates ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ diff --git a/register_8b/db/register_8b.map.bpm b/register_8b/db/register_8b.map.bpm new file mode 100644 index 0000000..1f4ca92 Binary files /dev/null and b/register_8b/db/register_8b.map.bpm differ diff --git a/register_8b/db/register_8b.map.cdb b/register_8b/db/register_8b.map.cdb new file mode 100644 index 0000000..36223e0 Binary files /dev/null and b/register_8b/db/register_8b.map.cdb differ diff --git a/register_8b/db/register_8b.map.ecobp b/register_8b/db/register_8b.map.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/register_8b/db/register_8b.map.ecobp differ diff --git a/register_8b/db/register_8b.map.hdb b/register_8b/db/register_8b.map.hdb new file mode 100644 index 0000000..85bbdfc Binary files /dev/null and b/register_8b/db/register_8b.map.hdb differ diff --git a/register_8b/db/register_8b.map.kpt b/register_8b/db/register_8b.map.kpt new file mode 100644 index 0000000..fc29aa0 --- /dev/null +++ b/register_8b/db/register_8b.map.kpt @@ -0,0 +1,154 @@ + + + + inst5 + + + inst6 + + + inst3 + + + inst4 + + + inst2 + + + inst7 + + + inst8 + + + inst + + + + + + + inst5 + + + inst6 + + + inst3 + + + inst4 + + + inst2 + + + inst7 + + + inst8 + + + inst + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/register_8b/db/register_8b.map.logdb b/register_8b/db/register_8b.map.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/register_8b/db/register_8b.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/register_8b/db/register_8b.map.qmsg b/register_8b/db/register_8b.map.qmsg new file mode 100644 index 0000000..cb5edc6 --- /dev/null +++ b/register_8b/db/register_8b.map.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:09:53 2022 " "Info: Processing started: Mon Mar 07 09:09:53 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register_8b -c register_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_8b -c register_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register_8b " "Info: Found entity 1: register_8b" { } { { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "register_8b " "Info: Elaborating entity \"register_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Info: Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Info: Implemented 8 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "248 " "Info: Peak virtual memory: 248 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:09:53 2022 " "Info: Processing ended: Mon Mar 07 09:09:53 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/register_8b/db/register_8b.map_bb.cdb b/register_8b/db/register_8b.map_bb.cdb new file mode 100644 index 0000000..fe2e820 Binary files /dev/null and b/register_8b/db/register_8b.map_bb.cdb differ diff --git a/register_8b/db/register_8b.map_bb.hdb b/register_8b/db/register_8b.map_bb.hdb new file mode 100644 index 0000000..bc9aee5 Binary files /dev/null and b/register_8b/db/register_8b.map_bb.hdb differ diff --git a/register_8b/db/register_8b.map_bb.logdb b/register_8b/db/register_8b.map_bb.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/register_8b/db/register_8b.map_bb.logdb @@ -0,0 +1 @@ +v1 diff --git a/register_8b/db/register_8b.pre_map.cdb b/register_8b/db/register_8b.pre_map.cdb new file mode 100644 index 0000000..320a017 Binary files /dev/null and b/register_8b/db/register_8b.pre_map.cdb differ diff --git a/register_8b/db/register_8b.pre_map.hdb b/register_8b/db/register_8b.pre_map.hdb new file mode 100644 index 0000000..4315c91 Binary files /dev/null and b/register_8b/db/register_8b.pre_map.hdb differ diff --git a/register_8b/db/register_8b.rtlv.hdb b/register_8b/db/register_8b.rtlv.hdb new file mode 100644 index 0000000..9fd59c2 Binary files /dev/null and b/register_8b/db/register_8b.rtlv.hdb differ diff --git a/register_8b/db/register_8b.rtlv_sg.cdb b/register_8b/db/register_8b.rtlv_sg.cdb new file mode 100644 index 0000000..85ebccf Binary files /dev/null and b/register_8b/db/register_8b.rtlv_sg.cdb differ diff --git a/register_8b/db/register_8b.rtlv_sg_swap.cdb b/register_8b/db/register_8b.rtlv_sg_swap.cdb new file mode 100644 index 0000000..bccc94e Binary files /dev/null and b/register_8b/db/register_8b.rtlv_sg_swap.cdb differ diff --git a/register_8b/db/register_8b.sgdiff.cdb b/register_8b/db/register_8b.sgdiff.cdb new file mode 100644 index 0000000..f2ea8b6 Binary files /dev/null and b/register_8b/db/register_8b.sgdiff.cdb differ diff --git a/register_8b/db/register_8b.sgdiff.hdb b/register_8b/db/register_8b.sgdiff.hdb new file mode 100644 index 0000000..2a31ddf Binary files /dev/null and b/register_8b/db/register_8b.sgdiff.hdb differ diff --git a/register_8b/db/register_8b.sld_design_entry.sci b/register_8b/db/register_8b.sld_design_entry.sci new file mode 100644 index 0000000..904d003 Binary files /dev/null and b/register_8b/db/register_8b.sld_design_entry.sci differ diff --git a/register_8b/db/register_8b.sld_design_entry_dsc.sci b/register_8b/db/register_8b.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2000bdc Binary files /dev/null and b/register_8b/db/register_8b.sld_design_entry_dsc.sci differ diff --git a/register_8b/db/register_8b.syn_hier_info b/register_8b/db/register_8b.syn_hier_info new file mode 100644 index 0000000..e69de29 diff --git a/register_8b/db/register_8b.tan.qmsg b/register_8b/db/register_8b.tan.qmsg new file mode 100644 index 0000000..5f83fa3 --- /dev/null +++ b/register_8b/db/register_8b.tan.qmsg @@ -0,0 +1,10 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 09:09:57 2022 " "Info: Processing started: Mon Mar 07 09:09:57 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register_8b -c register_8b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_8b -c register_8b --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" { } { { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } { "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } } } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} } { } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1} +{ "Info" "ITAN_NO_REG2REG_EXIST" "CP " "Info: No valid register-to-register data paths exist for clock \"CP\"" { } { } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ITDB_TSU_RESULT" "inst5 D3 CP 4.872 ns register " "Info: tsu for register \"inst5\" (data pin = \"D3\", clock pin = \"CP\") is 4.872 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.782 ns + Longest pin register " "Info: + Longest pin to register delay is 7.782 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.984 ns) 0.984 ns D3 1 PIN PIN_96 1 " "Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'D3'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D3 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 464 32 200 480 "D3" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.338 ns) + CELL(0.460 ns) 7.782 ns inst5 2 REG LCFF_X32_Y15_N17 1 " "Info: 2: + IC(6.338 ns) + CELL(0.460 ns) = 7.782 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'inst5'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.798 ns" { D3 inst5 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 448 344 408 528 "inst5" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.444 ns ( 18.56 % ) " "Info: Total cell delay = 1.444 ns ( 18.56 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.338 ns ( 81.44 % ) " "Info: Total interconnect delay = 6.338 ns ( 81.44 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.782 ns" { D3 inst5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.782 ns" { D3 {} D3~combout {} inst5 {} } { 0.000ns 0.000ns 6.338ns } { 0.000ns 0.984ns 0.460ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" { } { { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 448 344 408 528 "inst5" "" } } } } } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.870 ns - Shortest register " "Info: - Shortest clock path from clock \"CP\" to destination register is 2.870 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.925 ns) + CELL(0.666 ns) 2.870 ns inst5 3 REG LCFF_X32_Y15_N17 1 " "Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'inst5'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { CP~clkctrl inst5 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 448 344 408 528 "inst5" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.93 % ) " "Info: Total cell delay = 1.806 ns ( 62.93 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.064 ns ( 37.07 % ) " "Info: Total interconnect delay = 1.064 ns ( 37.07 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { CP CP~clkctrl inst5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { CP {} CP~combout {} CP~clkctrl {} inst5 {} } { 0.000ns 0.000ns 0.139ns 0.925ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.782 ns" { D3 inst5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "7.782 ns" { D3 {} D3~combout {} inst5 {} } { 0.000ns 0.000ns 6.338ns } { 0.000ns 0.984ns 0.460ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.870 ns" { CP CP~clkctrl inst5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.870 ns" { CP {} CP~combout {} CP~clkctrl {} inst5 {} } { 0.000ns 0.000ns 0.139ns 0.925ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1} +{ "Info" "ITDB_FULL_TCO_RESULT" "CP Q5 inst3 8.228 ns register " "Info: tco from clock \"CP\" to destination pin \"Q5\" through register \"inst3\" is 8.228 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 2.879 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 2.879 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.934 ns) + CELL(0.666 ns) 2.879 ns inst3 3 REG LCFF_X12_Y2_N9 1 " "Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X12_Y2_N9; Fanout = 1; REG Node = 'inst3'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.600 ns" { CP~clkctrl inst3 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 256 344 408 336 "inst3" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 62.73 % ) " "Info: Total cell delay = 1.806 ns ( 62.73 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.073 ns ( 37.27 % ) " "Info: Total interconnect delay = 1.073 ns ( 37.27 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CP CP~clkctrl inst3 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { CP {} CP~combout {} CP~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.139ns 0.934ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" { } { { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 256 344 408 336 "inst3" "" } } } } } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.045 ns + Longest register pin " "Info: + Longest register to pin delay is 5.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X12_Y2_N9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y2_N9; Fanout = 1; REG Node = 'inst3'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 256 344 408 336 "inst3" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.765 ns) + CELL(3.280 ns) 5.045 ns Q5 2 PIN PIN_47 0 " "Info: 2: + IC(1.765 ns) + CELL(3.280 ns) = 5.045 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Q5'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { inst3 Q5 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 272 464 640 288 "Q5" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.280 ns ( 65.01 % ) " "Info: Total cell delay = 3.280 ns ( 65.01 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.765 ns ( 34.99 % ) " "Info: Total interconnect delay = 1.765 ns ( 34.99 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { inst3 Q5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { inst3 {} Q5 {} } { 0.000ns 1.765ns } { 0.000ns 3.280ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.879 ns" { CP CP~clkctrl inst3 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.879 ns" { CP {} CP~combout {} CP~clkctrl {} inst3 {} } { 0.000ns 0.000ns 0.139ns 0.934ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.045 ns" { inst3 Q5 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "5.045 ns" { inst3 {} Q5 {} } { 0.000ns 1.765ns } { 0.000ns 3.280ns } "" } } } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1} +{ "Info" "ITDB_TH_RESULT" "inst7 D1 CP 0.406 ns register " "Info: th for register \"inst7\" (data pin = \"D1\", clock pin = \"CP\") is 0.406 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 2.855 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to destination register is 2.855 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns CP 1 CLK PIN_23 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.139 ns) + CELL(0.000 ns) 1.279 ns CP~clkctrl 2 COMB CLKCTRL_G2 8 " "Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.139 ns" { CP CP~clkctrl } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 40 32 200 56 "CP" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.910 ns) + CELL(0.666 ns) 2.855 ns inst7 3 REG LCFF_X1_Y14_N17 1 " "Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 1; REG Node = 'inst7'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.576 ns" { CP~clkctrl inst7 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 640 344 408 720 "inst7" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.806 ns ( 63.26 % ) " "Info: Total cell delay = 1.806 ns ( 63.26 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.049 ns ( 36.74 % ) " "Info: Total interconnect delay = 1.049 ns ( 36.74 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" { } { { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 640 344 408 720 "inst7" "" } } } } } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.755 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.755 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.140 ns) 1.140 ns D1 1 PIN PIN_28 1 " "Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D1'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { D1 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 656 32 200 672 "D1" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.301 ns) + CELL(0.206 ns) 2.647 ns inst7~feeder 2 COMB LCCOMB_X1_Y14_N16 1 " "Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.647 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7~feeder'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.507 ns" { D1 inst7~feeder } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 640 344 408 720 "inst7" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.755 ns inst7 3 REG LCFF_X1_Y14_N17 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.755 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 1; REG Node = 'inst7'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { inst7~feeder inst7 } "NODE_NAME" } } { "register_8b.bdf" "" { Schematic "D:/projects/quartus/register_8b/register_8b.bdf" { { 640 344 408 720 "inst7" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.454 ns ( 52.78 % ) " "Info: Total cell delay = 1.454 ns ( 52.78 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.301 ns ( 47.22 % ) " "Info: Total interconnect delay = 1.301 ns ( 47.22 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { D1 inst7~feeder inst7 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { D1 {} D1~combout {} inst7~feeder {} inst7 {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } } } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.855 ns" { CP CP~clkctrl inst7 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.855 ns" { CP {} CP~combout {} CP~clkctrl {} inst7 {} } { 0.000ns 0.000ns 0.139ns 0.910ns } { 0.000ns 1.140ns 0.000ns 0.666ns } "" } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.755 ns" { D1 inst7~feeder inst7 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "2.755 ns" { D1 {} D1~combout {} inst7~feeder {} inst7 {} } { 0.000ns 0.000ns 1.301ns 0.000ns } { 0.000ns 1.140ns 0.206ns 0.108ns } "" } } } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1 Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 09:09:57 2022 " "Info: Processing ended: Mon Mar 07 09:09:57 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/register_8b/db/register_8b.tis_db_list.ddb b/register_8b/db/register_8b.tis_db_list.ddb new file mode 100644 index 0000000..2a9a6ed Binary files /dev/null and b/register_8b/db/register_8b.tis_db_list.ddb differ diff --git a/register_8b/db/register_8b.tmw_info b/register_8b/db/register_8b.tmw_info new file mode 100644 index 0000000..15a6255 --- /dev/null +++ b/register_8b/db/register_8b.tmw_info @@ -0,0 +1,6 @@ +start_full_compilation:s:00:00:05 +start_analysis_synthesis:s:00:00:01-start_full_compilation +start_analysis_elaboration:s-start_full_compilation +start_fitter:s:00:00:02-start_full_compilation +start_assembler:s:00:00:01-start_full_compilation +start_timing_analyzer:s:00:00:01-start_full_compilation diff --git a/register_8b/incremental_db/README b/register_8b/incremental_db/README new file mode 100644 index 0000000..9f62dcd --- /dev/null +++ b/register_8b/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.atm b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.atm new file mode 100644 index 0000000..63f53b7 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.atm differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.dfp b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.dfp new file mode 100644 index 0000000..b1c67d6 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.dfp differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.hdbx b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.hdbx new file mode 100644 index 0000000..1efc3f1 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.hdbx differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.kpt b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.kpt new file mode 100644 index 0000000..c1e72d7 --- /dev/null +++ b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.logdb b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.rcf b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.rcf new file mode 100644 index 0000000..b06e220 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.cmp.rcf differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.atm b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.atm new file mode 100644 index 0000000..b389c90 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.atm differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.dpi b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.dpi new file mode 100644 index 0000000..577e9d9 Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.dpi differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.hdbx b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.hdbx new file mode 100644 index 0000000..bd0a41c Binary files /dev/null and b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.hdbx differ diff --git a/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.kpt b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.kpt new file mode 100644 index 0000000..4f6b7e4 --- /dev/null +++ b/register_8b/incremental_db/compiled_partitions/register_8b.root_partition.map.kpt @@ -0,0 +1,154 @@ + + + + inst5 + + + inst6 + + + inst3 + + + inst4 + + + inst2 + + + inst7 + + + inst8 + + + inst + + + + + + + inst5 + + + inst6 + + + inst3 + + + inst4 + + + inst2 + + + inst7 + + + inst8 + + + inst + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + diff --git a/register_8b/register_8b.asm.rpt b/register_8b/register_8b.asm.rpt new file mode 100644 index 0000000..f1a493e --- /dev/null +++ b/register_8b/register_8b.asm.rpt @@ -0,0 +1,129 @@ +Assembler report for register_8b +Mon Mar 07 09:09:56 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: D:/projects/quartus/register_8b/register_8b.sof + 6. Assembler Device Options: D:/projects/quartus/register_8b/register_8b.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Mon Mar 07 09:09:56 2022 ; +; Revision Name ; register_8b ; +; Top-level Entity Name ; register_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Maintain Compatibility with All Cyclone II M4K Versions ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++-------------------------------------------------+ +; Assembler Generated Files ; ++-------------------------------------------------+ +; File Name ; ++-------------------------------------------------+ +; D:/projects/quartus/register_8b/register_8b.sof ; +; D:/projects/quartus/register_8b/register_8b.pof ; ++-------------------------------------------------+ + + ++---------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/register_8b/register_8b.sof ; ++----------------+----------------------------------------------------------+ +; Option ; Setting ; ++----------------+----------------------------------------------------------+ +; Device ; EP2C8Q208C8 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x000C5E44 ; ++----------------+----------------------------------------------------------+ + + ++---------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/register_8b/register_8b.pof ; ++--------------------+------------------------------------------------------+ +; Option ; Setting ; ++--------------------+------------------------------------------------------+ +; Device ; EPCS4 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x06F0F18E ; +; Compression Ratio ; 3 ; ++--------------------+------------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:09:56 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off register_8b -c register_8b +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 241 megabytes + Info: Processing ended: Mon Mar 07 09:09:56 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/register_8b/register_8b.bdf b/register_8b/register_8b.bdf new file mode 100644 index 0000000..58d2990 --- /dev/null +++ b/register_8b/register_8b.bdf @@ -0,0 +1,1004 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 32 40 200 56) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CP" (rect 5 0 20 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 8 200 24) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CLR" (rect 5 0 27 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 80 200 96) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D7" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 176 200 192) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D6" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 272 200 288) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D5" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 368 200 384) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D4" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 464 200 480) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D3" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 560 200 576) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D2" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 656 200 672) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D1" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 32 752 200 768) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "D0" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 464 80 640 96) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q7" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 176 640 192) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q6" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 272 640 288) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q5" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 368 640 384) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q4" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 464 640 480) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q3" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 560 640 576) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q2" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 656 640 672) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q1" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 464 752 640 768) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Q0" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 344 64 408 144) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst" (rect 3 68 20 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 160 408 240) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 256 408 336) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 352 408 432) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 448 408 528) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst5" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 544 408 624) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst6" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 640 408 720) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst7" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(symbol + (rect 344 736 408 816) + (text "DFF" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst8" (rect 3 68 26 80)(font "Arial" )) + (port + (pt 32 80) + (input) + (text "CLRN" (rect 21 59 44 71)(font "Courier New" (bold))) + (text "CLRN" (rect 21 58 44 70)(font "Courier New" (bold))) + (line (pt 32 80)(pt 32 76)(line_width 1)) + ) + (port + (pt 0 40) + (input) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (text "CLK" (rect 3 29 20 41)(font "Courier New" (bold))(invisible)) + (line (pt 0 40)(pt 12 40)(line_width 1)) + ) + (port + (pt 0 24) + (input) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (text "D" (rect 14 20 19 32)(font "Courier New" (bold))) + (line (pt 0 24)(pt 12 24)(line_width 1)) + ) + (port + (pt 32 0) + (input) + (text "PRN" (rect 24 13 41 25)(font "Courier New" (bold))) + (text "PRN" (rect 24 11 41 23)(font "Courier New" (bold))) + (line (pt 32 4)(pt 32 0)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (text "Q" (rect 45 20 50 32)(font "Courier New" (bold))) + (line (pt 52 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 12 12)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 52 68)(line_width 1)) + (line (pt 52 68)(pt 52 12)(line_width 1)) + (line (pt 12 68)(pt 12 12)(line_width 1)) + (line (pt 19 40)(pt 12 47)(line_width 1)) + (line (pt 12 32)(pt 20 40)(line_width 1)) + (circle (rect 28 4 36 12)(line_width 1)) + (circle (rect 28 68 36 76)(line_width 1)) + ) +) +(connector + (pt 200 88) + (pt 344 88) +) +(connector + (pt 408 88) + (pt 464 88) +) +(connector + (pt 200 184) + (pt 344 184) +) +(connector + (pt 408 184) + (pt 464 184) +) +(connector + (pt 200 280) + (pt 344 280) +) +(connector + (pt 408 280) + (pt 464 280) +) +(connector + (pt 200 376) + (pt 344 376) +) +(connector + (pt 408 376) + (pt 464 376) +) +(connector + (pt 200 472) + (pt 344 472) +) +(connector + (pt 408 472) + (pt 464 472) +) +(connector + (pt 200 568) + (pt 344 568) +) +(connector + (pt 408 568) + (pt 464 568) +) +(connector + (pt 200 664) + (pt 344 664) +) +(connector + (pt 408 664) + (pt 464 664) +) +(connector + (pt 200 760) + (pt 344 760) +) +(connector + (pt 408 760) + (pt 464 760) +) +(connector + (pt 200 48) + (pt 248 48) +) +(connector + (pt 248 776) + (pt 344 776) +) +(connector + (pt 344 680) + (pt 248 680) +) +(connector + (pt 344 584) + (pt 248 584) +) +(connector + (pt 344 488) + (pt 248 488) +) +(connector + (pt 344 392) + (pt 248 392) +) +(connector + (pt 344 296) + (pt 248 296) +) +(connector + (pt 344 200) + (pt 248 200) +) +(connector + (pt 344 104) + (pt 248 104) +) +(connector + (pt 376 728) + (pt 280 728) +) +(connector + (pt 376 152) + (pt 280 152) +) +(connector + (pt 376 632) + (pt 280 632) +) +(connector + (pt 376 536) + (pt 280 536) +) +(connector + (pt 376 440) + (pt 280 440) +) +(connector + (pt 376 248) + (pt 280 248) +) +(connector + (pt 376 816) + (pt 376 832) +) +(connector + (pt 280 832) + (pt 376 832) +) +(connector + (pt 376 344) + (pt 280 344) +) +(connector + (pt 200 16) + (pt 376 16) +) +(connector + (pt 280 40) + (pt 376 40) +) +(connector + (pt 248 680) + (pt 248 776) +) +(connector + (pt 248 584) + (pt 248 680) +) +(connector + (pt 248 488) + (pt 248 584) +) +(connector + (pt 248 392) + (pt 248 488) +) +(connector + (pt 248 48) + (pt 248 104) +) +(connector + (pt 248 104) + (pt 248 200) +) +(connector + (pt 248 200) + (pt 248 296) +) +(connector + (pt 248 296) + (pt 248 392) +) +(connector + (pt 376 720) + (pt 376 728) +) +(connector + (pt 376 728) + (pt 376 736) +) +(connector + (pt 376 144) + (pt 376 152) +) +(connector + (pt 376 152) + (pt 376 160) +) +(connector + (pt 376 624) + (pt 376 632) +) +(connector + (pt 376 632) + (pt 376 640) +) +(connector + (pt 376 528) + (pt 376 536) +) +(connector + (pt 376 536) + (pt 376 544) +) +(connector + (pt 376 432) + (pt 376 440) +) +(connector + (pt 376 440) + (pt 376 448) +) +(connector + (pt 376 240) + (pt 376 248) +) +(connector + (pt 376 248) + (pt 376 256) +) +(connector + (pt 280 632) + (pt 280 728) +) +(connector + (pt 280 728) + (pt 280 832) +) +(connector + (pt 376 336) + (pt 376 344) +) +(connector + (pt 376 344) + (pt 376 352) +) +(connector + (pt 280 440) + (pt 280 536) +) +(connector + (pt 280 536) + (pt 280 632) +) +(connector + (pt 280 40) + (pt 280 152) +) +(connector + (pt 280 152) + (pt 280 248) +) +(connector + (pt 280 248) + (pt 280 344) +) +(connector + (pt 280 344) + (pt 280 440) +) +(connector + (pt 376 16) + (pt 376 40) +) +(connector + (pt 376 40) + (pt 376 64) +) +(junction (pt 248 680)) +(junction (pt 248 584)) +(junction (pt 248 488)) +(junction (pt 248 392)) +(junction (pt 248 296)) +(junction (pt 248 104)) +(junction (pt 248 200)) +(junction (pt 376 728)) +(junction (pt 376 152)) +(junction (pt 376 632)) +(junction (pt 376 536)) +(junction (pt 376 440)) +(junction (pt 376 248)) +(junction (pt 280 632)) +(junction (pt 280 536)) +(junction (pt 280 728)) +(junction (pt 376 344)) +(junction (pt 280 440)) +(junction (pt 280 344)) +(junction (pt 280 152)) +(junction (pt 280 248)) +(junction (pt 376 40)) diff --git a/register_8b/register_8b.done b/register_8b/register_8b.done new file mode 100644 index 0000000..3113f2a --- /dev/null +++ b/register_8b/register_8b.done @@ -0,0 +1 @@ +Mon Mar 07 09:09:58 2022 diff --git a/register_8b/register_8b.fit.rpt b/register_8b/register_8b.fit.rpt new file mode 100644 index 0000000..3f251e1 --- /dev/null +++ b/register_8b/register_8b.fit.rpt @@ -0,0 +1,952 @@ +Fitter report for register_8b +Mon Mar 07 09:09:55 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. Incremental Compilation Preservation Summary + 6. Incremental Compilation Partition Settings + 7. Incremental Compilation Placement Preservation + 8. Pin-Out File + 9. Fitter Resource Usage Summary + 10. Input Pins + 11. Output Pins + 12. I/O Bank Usage + 13. All Package Pins + 14. Output Pin Default Load For Reported TCO + 15. Fitter Resource Utilization by Entity + 16. Delay Chain Summary + 17. Pad To Core Delay Chain Fanout + 18. Control Signals + 19. Global & Other Fast Signals + 20. Non-Global High Fan-Out Signals + 21. Interconnect Usage Summary + 22. LAB Logic Elements + 23. LAB-wide Signals + 24. LAB Signals Sourced + 25. LAB Signals Sourced Out + 26. LAB Distinct Inputs + 27. Fitter Device Options + 28. Operating Settings and Conditions + 29. Estimated Delay Added for Hold Timing + 30. Advanced Data - General + 31. Advanced Data - Placement Preparation + 32. Advanced Data - Placement + 33. Advanced Data - Routing + 34. Fitter Messages + 35. Fitter Suppressed Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Mon Mar 07 09:09:55 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; register_8b ; +; Top-level Entity Name ; register_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 0 / 8,256 ( 0 % ) ; +; Dedicated logic registers ; 8 / 8,256 ( < 1 % ) ; +; Total registers ; 8 ; +; Total pins ; 18 / 138 ( 13 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Device ; EP2C8Q208C8 ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Always Enable Input Buffers ; Off ; Off ; +; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Auto Merge PLLs ; On ; On ; +; Ignore PLL Mode When Merging PLLs ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ; +; Perform Register Duplication for Performance ; Off ; Off ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Physical Synthesis Effort Level ; Normal ; Normal ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 4 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; < 0.1% ; ++----------------------------+-------------+ + + ++----------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+--------------------+ +; Type ; Value ; ++-------------------------+--------------------+ +; Placement ; ; +; -- Requested ; 0 / 26 ( 0.00 % ) ; +; -- Achieved ; 0 / 26 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+--------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 26 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in D:/projects/quartus/register_8b/register_8b.pin. + + ++-------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+---------------------+ +; Resource ; Usage ; ++---------------------------------------------+---------------------+ +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; -- Combinational with no register ; 0 ; +; -- Register only ; 8 ; +; -- Combinational with a register ; 0 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 0 ; +; -- 3 input functions ; 0 ; +; -- <=2 input functions ; 0 ; +; -- Register only ; 8 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 0 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers* ; 8 / 8,646 ( < 1 % ) ; +; -- Dedicated logic registers ; 8 / 8,256 ( < 1 % ) ; +; -- I/O registers ; 0 / 390 ( 0 % ) ; +; ; ; +; Total LABs: partially or completely used ; 8 / 516 ( 2 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 18 / 138 ( 13 % ) ; +; -- Clock pins ; 2 / 4 ( 50 % ) ; +; Global signals ; 2 ; +; M4Ks ; 0 / 36 ( 0 % ) ; +; Total block memory bits ; 0 / 165,888 ( 0 % ) ; +; Total block memory implementation bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; PLLs ; 0 / 2 ( 0 % ) ; +; Global clocks ; 2 / 8 ( 25 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Peak interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Maximum fan-out node ; CLR~clkctrl ; +; Maximum fan-out ; 8 ; +; Highest non-global fan-out signal ; inst ; +; Highest non-global fan-out ; 1 ; +; Total fan-out ; 39 ; +; Average fan-out ; 1.08 ; ++---------------------------------------------+---------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; CLR ; 24 ; 1 ; 0 ; 9 ; 1 ; 1 ; 0 ; yes ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; CP ; 23 ; 1 ; 0 ; 9 ; 0 ; 1 ; 0 ; yes ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D0 ; 205 ; 2 ; 1 ; 19 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D1 ; 28 ; 1 ; 0 ; 9 ; 3 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D2 ; 27 ; 1 ; 0 ; 9 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D3 ; 96 ; 4 ; 30 ; 0 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D4 ; 15 ; 1 ; 0 ; 14 ; 3 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D5 ; 68 ; 4 ; 12 ; 0 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D6 ; 34 ; 1 ; 0 ; 7 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; D7 ; 48 ; 1 ; 0 ; 2 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Q0 ; 45 ; 1 ; 0 ; 3 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q1 ; 14 ; 1 ; 0 ; 14 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q2 ; 188 ; 2 ; 12 ; 19 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q3 ; 147 ; 3 ; 34 ; 15 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q4 ; 145 ; 3 ; 34 ; 14 ; 4 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q5 ; 47 ; 1 ; 0 ; 2 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q6 ; 74 ; 4 ; 16 ; 0 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Q7 ; 56 ; 4 ; 1 ; 0 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ + + ++------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+------------------+---------------+--------------+ +; 1 ; 12 / 32 ( 38 % ) ; 3.3V ; -- ; +; 2 ; 2 / 35 ( 6 % ) ; 3.3V ; -- ; +; 3 ; 3 / 35 ( 9 % ) ; 3.3V ; -- ; +; 4 ; 4 / 36 ( 11 % ) ; 3.3V ; -- ; ++----------+------------------+---------------+--------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; 1 ; 0 ; 1 ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 2 ; 1 ; 1 ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 3 ; 2 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 4 ; 3 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 5 ; 4 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 6 ; 5 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 7 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 8 ; 6 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 10 ; 7 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 11 ; 8 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 12 ; 9 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 13 ; 10 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 14 ; 18 ; 1 ; Q1 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 15 ; 19 ; 1 ; D4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 16 ; 20 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; 17 ; 21 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; 18 ; 22 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; 19 ; 23 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; 20 ; 24 ; 1 ; ^DATA0 ; input ; ; ; -- ; ; -- ; -- ; +; 21 ; 25 ; 1 ; ^DCLK ; ; ; ; -- ; ; -- ; -- ; +; 22 ; 26 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; 23 ; 27 ; 1 ; CP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 24 ; 28 ; 1 ; CLR ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 25 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 26 ; 29 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; 27 ; 30 ; 1 ; D2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 28 ; 31 ; 1 ; D1 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 29 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 30 ; 32 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 31 ; 33 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 32 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 33 ; 35 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 34 ; 36 ; 1 ; D6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 35 ; 37 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 36 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 37 ; 39 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 38 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 39 ; 43 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 40 ; 44 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 41 ; 45 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 42 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 43 ; 48 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 44 ; 49 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 45 ; 50 ; 1 ; Q0 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 46 ; 51 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 47 ; 52 ; 1 ; Q5 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 48 ; 53 ; 1 ; D7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 49 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 50 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 51 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 52 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 53 ; ; ; VCCA_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 54 ; ; ; GNDA_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 55 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 56 ; 54 ; 4 ; Q7 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 57 ; 55 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 58 ; 56 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 59 ; 57 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 60 ; 58 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 61 ; 59 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 62 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 63 ; 60 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 64 ; 61 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 65 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 66 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 67 ; 69 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 68 ; 70 ; 4 ; D5 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 69 ; 71 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 70 ; 74 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 71 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 72 ; 75 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 73 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 74 ; 76 ; 4 ; Q6 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 75 ; 77 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 76 ; 78 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 77 ; 79 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 78 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 79 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 80 ; 82 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 81 ; 83 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 82 ; 84 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 83 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 84 ; 85 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 85 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 86 ; 86 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 87 ; 87 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 88 ; 88 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 89 ; 89 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 90 ; 90 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 91 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 92 ; 91 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 93 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 94 ; 92 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 95 ; 93 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 96 ; 94 ; 4 ; D3 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 97 ; 95 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 98 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 99 ; 96 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 100 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 101 ; 97 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 102 ; 98 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 103 ; 99 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 104 ; 100 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 105 ; 101 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 106 ; 102 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 107 ; 105 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 108 ; 106 ; 3 ; ~LVDS54p/nCEO~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 109 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 110 ; 107 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 111 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 112 ; 108 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 113 ; 109 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 114 ; 110 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 115 ; 112 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 116 ; 113 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 117 ; 114 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 118 ; 117 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 119 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 120 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 121 ; 121 ; 3 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; 122 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 123 ; 122 ; 3 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; 124 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 125 ; 123 ; 3 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; 126 ; 124 ; 3 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; 127 ; 125 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 128 ; 126 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 129 ; 127 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 130 ; 128 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 131 ; 129 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 132 ; 130 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 133 ; 131 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 134 ; 132 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 135 ; 133 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 136 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 137 ; 134 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 138 ; 135 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 139 ; 136 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 140 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 141 ; 137 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 142 ; 138 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 143 ; 141 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 144 ; 142 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 145 ; 143 ; 3 ; Q4 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 146 ; 149 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 147 ; 150 ; 3 ; Q3 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 148 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 149 ; 151 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 150 ; 152 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 151 ; 153 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 152 ; 154 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 153 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 154 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 155 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 156 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 157 ; ; ; VCCA_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 158 ; ; ; GNDA_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 159 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 160 ; 155 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 161 ; 156 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 162 ; 157 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 163 ; 158 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 164 ; 159 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 165 ; 160 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 166 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 167 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 168 ; 161 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 169 ; 162 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 170 ; 163 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 171 ; 164 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 172 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 173 ; 165 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 174 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 175 ; 168 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 176 ; 169 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 177 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 178 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 179 ; 173 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 180 ; 174 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 181 ; 175 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 182 ; 176 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 183 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 184 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 185 ; 180 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 186 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 187 ; 181 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 188 ; 182 ; 2 ; Q2 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 189 ; 183 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 190 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 191 ; 184 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 192 ; 185 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 193 ; 186 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 194 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 195 ; 187 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 196 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 197 ; 191 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 198 ; 192 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 199 ; 195 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 200 ; 196 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 201 ; 197 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 202 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 203 ; 198 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 204 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 205 ; 199 ; 2 ; D0 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 206 ; 200 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 207 ; 201 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 208 ; 202 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 3.3-V PCI ; 10 pF ; 25 Ohm (Parallel) ; +; 3.3-V PCI-X ; 10 pF ; 25 Ohm (Parallel) ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential SSTL-2 ; 0 pF ; (See SSTL-2) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; Simple RSDS ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; |register_8b ; 8 (8) ; 8 (8) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 18 ; 0 ; 0 (0) ; 8 (8) ; 0 (0) ; |register_8b ; work ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Q7 ; Output ; -- ; -- ; -- ; -- ; +; Q6 ; Output ; -- ; -- ; -- ; -- ; +; Q5 ; Output ; -- ; -- ; -- ; -- ; +; Q4 ; Output ; -- ; -- ; -- ; -- ; +; Q3 ; Output ; -- ; -- ; -- ; -- ; +; Q2 ; Output ; -- ; -- ; -- ; -- ; +; Q1 ; Output ; -- ; -- ; -- ; -- ; +; Q0 ; Output ; -- ; -- ; -- ; -- ; +; D7 ; Input ; 6 ; 6 ; -- ; -- ; +; CP ; Input ; 0 ; 0 ; -- ; -- ; +; CLR ; Input ; 0 ; 0 ; -- ; -- ; +; D6 ; Input ; 6 ; 6 ; -- ; -- ; +; D5 ; Input ; 6 ; 6 ; -- ; -- ; +; D4 ; Input ; 6 ; 6 ; -- ; -- ; +; D3 ; Input ; 6 ; 6 ; -- ; -- ; +; D2 ; Input ; 0 ; 0 ; -- ; -- ; +; D1 ; Input ; 0 ; 0 ; -- ; -- ; +; D0 ; Input ; 6 ; 6 ; -- ; -- ; ++------+----------+---------------+---------------+-----------------------+-----+ + + ++---------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++---------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++---------------------+-------------------+---------+ +; D7 ; ; ; +; - inst~feeder ; 1 ; 6 ; +; CP ; ; ; +; CLR ; ; ; +; D6 ; ; ; +; - inst2~feeder ; 0 ; 6 ; +; D5 ; ; ; +; - inst3 ; 0 ; 6 ; +; D4 ; ; ; +; - inst4~feeder ; 1 ; 6 ; +; D3 ; ; ; +; - inst5 ; 0 ; 6 ; +; D2 ; ; ; +; D1 ; ; ; +; D0 ; ; ; +; - inst8~feeder ; 0 ; 6 ; ++---------------------+-------------------+---------+ + + ++-------------------------------------------------------------------------------------------------------------------------+ +; Control Signals ; ++------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+ +; Name ; Location ; Fan-Out ; Usage ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; ++------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+ +; CLR ; PIN_24 ; 8 ; Async. clear ; yes ; Global Clock ; GCLK1 ; -- ; +; CP ; PIN_23 ; 8 ; Clock ; yes ; Global Clock ; GCLK2 ; -- ; ++------+----------+---------+--------------+--------+----------------------+------------------+---------------------------+ + + ++-------------------------------------------------------------------------------------------------+ +; Global & Other Fast Signals ; ++------+----------+---------+----------------------+------------------+---------------------------+ +; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ; ++------+----------+---------+----------------------+------------------+---------------------------+ +; CLR ; PIN_24 ; 8 ; Global Clock ; GCLK1 ; -- ; +; CP ; PIN_23 ; 8 ; Global Clock ; GCLK2 ; -- ; ++------+----------+---------+----------------------+------------------+---------------------------+ + + ++---------------------------------+ +; Non-Global High Fan-Out Signals ; ++-------+-------------------------+ +; Name ; Fan-Out ; ++-------+-------------------------+ +; D0 ; 1 ; +; D1 ; 1 ; +; D2 ; 1 ; +; D3 ; 1 ; +; D4 ; 1 ; +; D5 ; 1 ; +; D6 ; 1 ; +; D7 ; 1 ; +; inst8 ; 1 ; +; inst7 ; 1 ; +; inst6 ; 1 ; +; inst5 ; 1 ; +; inst4 ; 1 ; +; inst3 ; 1 ; +; inst2 ; 1 ; +; inst ; 1 ; ++-------+-------------------------+ + + ++----------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+-----------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+-----------------------+ +; Block interconnects ; 16 / 26,052 ( < 1 % ) ; +; C16 interconnects ; 3 / 1,156 ( < 1 % ) ; +; C4 interconnects ; 11 / 17,952 ( < 1 % ) ; +; Direct links ; 2 / 26,052 ( < 1 % ) ; +; Global clocks ; 2 / 8 ( 25 % ) ; +; Local interconnects ; 0 / 8,256 ( 0 % ) ; +; R24 interconnects ; 3 / 1,020 ( < 1 % ) ; +; R4 interconnects ; 11 / 22,440 ( < 1 % ) ; ++----------------------------+-----------------------+ + + ++--------------------------------------------------------------------------+ +; LAB Logic Elements ; ++--------------------------------------------+-----------------------------+ +; Number of Logic Elements (Average = 1.00) ; Number of LABs (Total = 8) ; ++--------------------------------------------+-----------------------------+ +; 1 ; 8 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 0 ; ++--------------------------------------------+-----------------------------+ + + ++------------------------------------------------------------------+ +; LAB-wide Signals ; ++------------------------------------+-----------------------------+ +; LAB-wide Signals (Average = 2.00) ; Number of LABs (Total = 8) ; ++------------------------------------+-----------------------------+ +; 1 Async. clear ; 8 ; +; 1 Clock ; 8 ; ++------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++---------------------------------------------+-----------------------------+ +; Number of Signals Sourced (Average = 1.63) ; Number of LABs (Total = 8) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 3 ; +; 2 ; 5 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-----------------------------+ +; Number of Signals Sourced Out (Average = 1.00) ; Number of LABs (Total = 8) ; ++-------------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 8 ; ++-------------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++---------------------------------------------+-----------------------------+ +; Number of Distinct Inputs (Average = 3.00) ; Number of LABs (Total = 8) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 8 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Active Serial ; +; Error detection CRC ; Off ; +; nCEO ; As output driving ground ; +; ASDO,nCSO ; As input tri-stated ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-----------------+----------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-----------------+----------------------+-------------------+ + + ++----------------------------+ +; Advanced Data - General ; ++--------------------+-------+ +; Name ; Value ; ++--------------------+-------+ +; Status Code ; 0 ; +; Desired User Slack ; 0 ; +; Fit Attempts ; 1 ; ++--------------------+-------+ + + ++-------------------------------------------------------------------------------+ +; Advanced Data - Placement Preparation ; ++------------------------------------------------------------------+------------+ +; Name ; Value ; ++------------------------------------------------------------------+------------+ +; Auto Fit Point 1 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Internal Atom Count - Fit Attempt 1 ; 9 ; +; LE/ALM Count - Fit Attempt 1 ; 9 ; +; LAB Count - Fit Attempt 1 ; 9 ; +; Outputs per Lab - Fit Attempt 1 ; 0.889 ; +; Inputs per LAB - Fit Attempt 1 ; 0.889 ; +; Global Inputs per LAB - Fit Attempt 1 ; 1.778 ; +; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'non-global controls' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'non-global + aclr' - Fit Attempt 1 ; 0:1;1:8 ; +; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'global controls' - Fit Attempt 1 ; 0:1;2:8 ; +; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1 ; 0:1;1:8 ; +; LAB Constraint 'aclr constraint' - Fit Attempt 1 ; 0:1;1:8 ; +; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'has placement constraint' - Fit Attempt 1 ; 0:9 ; +; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1 ; 0:1;1:8 ; +; LEs in Chains - Fit Attempt 1 ; 0 ; +; LEs in Long Chains - Fit Attempt 1 ; 0 ; +; LABs with Chains - Fit Attempt 1 ; 0 ; +; LABs with Multiple Chains - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------------------------------------+------------+ + + ++-------------------------------------------------+ +; Advanced Data - Placement ; ++------------------------------------+------------+ +; Name ; Value ; ++------------------------------------+------------+ +; Auto Fit Point 2 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Late Slack - Fit Attempt 1 ; 2147483639 ; +; Peak Regional Wire - Fit Attempt 1 ; 0.000 ; +; Auto Fit Point 7 - Fit Attempt 1 ; ff ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+------------+ + + ++--------------------------------------------------+ +; Advanced Data - Routing ; ++------------------------------------+-------------+ +; Name ; Value ; ++------------------------------------+-------------+ +; Early Wire Use - Fit Attempt 1 ; 0 ; +; Peak Regional Wire - Fit Attempt 1 ; 0 ; +; Early Slack - Fit Attempt 1 ; 2147483639 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Late Slack - Fit Attempt 1 ; -2147483648 ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+-------------+ + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:09:54 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off register_8b -c register_8b +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Selected device EP2C8Q208C8 for design "register_8b" +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP2C5Q208C8 is compatible + Info: Device EP2C5Q208I8 is compatible + Info: Device EP2C8Q208I8 is compatible +Info: Fitter converted 3 user pins into dedicated programming pins + Info: Pin ~ASDO~ is reserved at location 1 + Info: Pin ~nCSO~ is reserved at location 2 + Info: Pin ~LVDS54p/nCEO~ is reserved at location 108 +Warning: No exact pin location assignment(s) for 18 pins of 18 total pins + Info: Pin Q7 not assigned to an exact location on the device + Info: Pin Q6 not assigned to an exact location on the device + Info: Pin Q5 not assigned to an exact location on the device + Info: Pin Q4 not assigned to an exact location on the device + Info: Pin Q3 not assigned to an exact location on the device + Info: Pin Q2 not assigned to an exact location on the device + Info: Pin Q1 not assigned to an exact location on the device + Info: Pin Q0 not assigned to an exact location on the device + Info: Pin D7 not assigned to an exact location on the device + Info: Pin CP not assigned to an exact location on the device + Info: Pin CLR not assigned to an exact location on the device + Info: Pin D6 not assigned to an exact location on the device + Info: Pin D5 not assigned to an exact location on the device + Info: Pin D4 not assigned to an exact location on the device + Info: Pin D3 not assigned to an exact location on the device + Info: Pin D2 not assigned to an exact location on the device + Info: Pin D1 not assigned to an exact location on the device + Info: Pin D0 not assigned to an exact location on the device +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time. +Info: Automatically promoted node CP (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2 +Info: Automatically promoted node CLR (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) + Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1 +Info: Starting register packing +Info: Finished register packing + Extra Info: No registers were packed into other blocks +Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement + Info: Number of I/O pins in group: 16 (unused VREF, 3.3V VCCIO, 8 input, 8 output, 0 bidirectional) + Info: I/O standards used: 3.3-V LVTTL. +Info: I/O bank details before I/O pin placement + Info: Statistics of I/O banks + Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used -- 28 pins available + Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available + Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available + Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available +Info: Fitter preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Average interconnect usage is 0% of the available device resources + Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19 +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped + Info: Optimizations that may affect the design's timing were skipped +Info: Started post-fitting delay annotation +Warning: Found 8 output pins without output pin load capacitance assignment + Info: Pin "Q7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Q0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis +Info: Delay annotation completed successfully +Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'. +Info: Generated suppressed messages file D:/projects/quartus/register_8b/register_8b.fit.smsg +Info: Quartus II Fitter was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 306 megabytes + Info: Processing ended: Mon Mar 07 09:09:55 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + ++----------------------------+ +; Fitter Suppressed Messages ; ++----------------------------+ +The suppressed messages can be found in D:/projects/quartus/register_8b/register_8b.fit.smsg. + + diff --git a/register_8b/register_8b.fit.smsg b/register_8b/register_8b.fit.smsg new file mode 100644 index 0000000..14764e7 --- /dev/null +++ b/register_8b/register_8b.fit.smsg @@ -0,0 +1,6 @@ +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks diff --git a/register_8b/register_8b.fit.summary b/register_8b/register_8b.fit.summary new file mode 100644 index 0000000..0cb89f1 --- /dev/null +++ b/register_8b/register_8b.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Mon Mar 07 09:09:55 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : register_8b +Top-level Entity Name : register_8b +Family : Cyclone II +Device : EP2C8Q208C8 +Timing Models : Final +Total logic elements : 8 / 8,256 ( < 1 % ) + Total combinational functions : 0 / 8,256 ( 0 % ) + Dedicated logic registers : 8 / 8,256 ( < 1 % ) +Total registers : 8 +Total pins : 18 / 138 ( 13 % ) +Total virtual pins : 0 +Total memory bits : 0 / 165,888 ( 0 % ) +Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % ) +Total PLLs : 0 / 2 ( 0 % ) diff --git a/register_8b/register_8b.flow.rpt b/register_8b/register_8b.flow.rpt new file mode 100644 index 0000000..6fac536 --- /dev/null +++ b/register_8b/register_8b.flow.rpt @@ -0,0 +1,120 @@ +Flow report for register_8b +Mon Mar 07 09:09:57 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Mon Mar 07 09:09:57 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; register_8b ; +; Top-level Entity Name ; register_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Met timing requirements ; Yes ; +; Total logic elements ; 8 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 0 / 8,256 ( 0 % ) ; +; Dedicated logic registers ; 8 / 8,256 ( < 1 % ) ; +; Total registers ; 8 ; +; Total pins ; 18 / 138 ( 13 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 03/07/2022 09:09:53 ; +; Main task ; Compilation ; +; Revision Name ; register_8b ; ++-------------------+---------------------+ + + ++---------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 220283517943889.164661539321576 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:00 ; 1.0 ; 245 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 306 MB ; 00:00:01 ; +; Assembler ; 00:00:00 ; 1.0 ; 241 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Total ; 00:00:01 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off register_8b -c register_8b +quartus_fit --read_settings_files=off --write_settings_files=off register_8b -c register_8b +quartus_asm --read_settings_files=off --write_settings_files=off register_8b -c register_8b +quartus_tan --read_settings_files=off --write_settings_files=off register_8b -c register_8b --timing_analysis_only + + + diff --git a/register_8b/register_8b.map.rpt b/register_8b/register_8b.map.rpt new file mode 100644 index 0000000..f38816b --- /dev/null +++ b/register_8b/register_8b.map.rpt @@ -0,0 +1,218 @@ +Analysis & Synthesis report for register_8b +Mon Mar 07 09:09:53 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Mon Mar 07 09:09:53 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; register_8b ; +; Top-level Entity Name ; register_8b ; +; Family ; Cyclone II ; +; Total logic elements ; 8 ; +; Total combinational functions ; 0 ; +; Dedicated logic registers ; 8 ; +; Total registers ; 8 ; +; Total pins ; 18 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 0 ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP2C8Q208C8 ; ; +; Top-level entity name ; register_8b ; register_8b ; +; Family name ; Cyclone II ; Stratix II ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Optimization Technique ; Balanced ; Balanced ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++--------------------------------------------------------------+--------------------+--------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------+ +; register_8b.bdf ; yes ; User Block Diagram/Schematic File ; D:/projects/quartus/register_8b/register_8b.bdf ; ++----------------------------------+-----------------+------------------------------------+-------------------------------------------------+ + + ++-----------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+-------+ +; Resource ; Usage ; ++---------------------------------------------+-------+ +; Estimated Total logic elements ; 8 ; +; ; ; +; Total combinational functions ; 0 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 0 ; +; -- 3 input functions ; 0 ; +; -- <=2 input functions ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 0 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers ; 8 ; +; -- Dedicated logic registers ; 8 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 18 ; +; Maximum fan-out node ; CP ; +; Maximum fan-out ; 8 ; +; Total fan-out ; 32 ; +; Average fan-out ; 1.23 ; ++---------------------------------------------+-------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; |register_8b ; 0 (0) ; 8 (8) ; 0 ; 0 ; 0 ; 0 ; 18 ; 0 ; |register_8b ; work ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 8 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 8 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:09:53 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register_8b -c register_8b +Info: Found 1 design units, including 1 entities, in source file register_8b.bdf + Info: Found entity 1: register_8b +Info: Elaborating entity "register_8b" for the top level hierarchy +Info: Implemented 26 device resources after synthesis - the final resource count might be different + Info: Implemented 10 input pins + Info: Implemented 8 output pins + Info: Implemented 8 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 248 megabytes + Info: Processing ended: Mon Mar 07 09:09:53 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/register_8b/register_8b.map.summary b/register_8b/register_8b.map.summary new file mode 100644 index 0000000..c976250 --- /dev/null +++ b/register_8b/register_8b.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Mon Mar 07 09:09:53 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : register_8b +Top-level Entity Name : register_8b +Family : Cyclone II +Total logic elements : 8 + Total combinational functions : 0 + Dedicated logic registers : 8 +Total registers : 8 +Total pins : 18 +Total virtual pins : 0 +Total memory bits : 0 +Embedded Multiplier 9-bit elements : 0 +Total PLLs : 0 diff --git a/register_8b/register_8b.pin b/register_8b/register_8b.pin new file mode 100644 index 0000000..1931bb2 --- /dev/null +++ b/register_8b/register_8b.pin @@ -0,0 +1,278 @@ + -- Copyright (C) 1991-2009 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks (Bank 13, 14, 15, 16 and 17), + -- connect each pin marked GND* either individually through a 10k Ohm resistor + -- to GND or tie all pins together and connect through a single 10k Ohm resistor + -- to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +CHIP "register_8b" ASSIGNED TO AN: EP2C8Q208C8 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 1 : input : 3.3-V LVTTL : : 1 : N +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 2 : input : 3.3-V LVTTL : : 1 : N +GND* : 3 : : : : 1 : +GND* : 4 : : : : 1 : +GND* : 5 : : : : 1 : +GND* : 6 : : : : 1 : +VCCIO1 : 7 : power : : 3.3V : 1 : +GND* : 8 : : : : 1 : +GND : 9 : gnd : : : : +GND* : 10 : : : : 1 : +GND* : 11 : : : : 1 : +GND* : 12 : : : : 1 : +GND* : 13 : : : : 1 : +Q1 : 14 : output : 3.3-V LVTTL : : 1 : N +D4 : 15 : input : 3.3-V LVTTL : : 1 : N +TDO : 16 : output : : : 1 : +TMS : 17 : input : : : 1 : +TCK : 18 : input : : : 1 : +TDI : 19 : input : : : 1 : +DATA0 : 20 : input : : : 1 : +DCLK : 21 : : : : 1 : +nCE : 22 : : : : 1 : +CP : 23 : input : 3.3-V LVTTL : : 1 : N +CLR : 24 : input : 3.3-V LVTTL : : 1 : N +GND : 25 : gnd : : : : +nCONFIG : 26 : : : : 1 : +D2 : 27 : input : 3.3-V LVTTL : : 1 : N +D1 : 28 : input : 3.3-V LVTTL : : 1 : N +VCCIO1 : 29 : power : : 3.3V : 1 : +GND* : 30 : : : : 1 : +GND* : 31 : : : : 1 : +VCCINT : 32 : power : : 1.2V : : +GND* : 33 : : : : 1 : +D6 : 34 : input : 3.3-V LVTTL : : 1 : N +GND* : 35 : : : : 1 : +GND : 36 : gnd : : : : +GND* : 37 : : : : 1 : +GND : 38 : gnd : : : : +GND* : 39 : : : : 1 : +GND* : 40 : : : : 1 : +GND* : 41 : : : : 1 : +VCCIO1 : 42 : power : : 3.3V : 1 : +GND* : 43 : : : : 1 : +GND* : 44 : : : : 1 : +Q0 : 45 : output : 3.3-V LVTTL : : 1 : N +GND* : 46 : : : : 1 : +Q5 : 47 : output : 3.3-V LVTTL : : 1 : N +D7 : 48 : input : 3.3-V LVTTL : : 1 : N +GND : 49 : gnd : : : : +GND_PLL1 : 50 : gnd : : : : +VCCD_PLL1 : 51 : power : : 1.2V : : +GND_PLL1 : 52 : gnd : : : : +VCCA_PLL1 : 53 : power : : 1.2V : : +GNDA_PLL1 : 54 : gnd : : : : +GND : 55 : gnd : : : : +Q7 : 56 : output : 3.3-V LVTTL : : 4 : N +GND* : 57 : : : : 4 : +GND* : 58 : : : : 4 : +GND* : 59 : : : : 4 : +GND* : 60 : : : : 4 : +GND* : 61 : : : : 4 : +VCCIO4 : 62 : power : : 3.3V : 4 : +GND* : 63 : : : : 4 : +GND* : 64 : : : : 4 : +GND : 65 : gnd : : : : +VCCINT : 66 : power : : 1.2V : : +GND* : 67 : : : : 4 : +D5 : 68 : input : 3.3-V LVTTL : : 4 : N +GND* : 69 : : : : 4 : +GND* : 70 : : : : 4 : +VCCIO4 : 71 : power : : 3.3V : 4 : +GND* : 72 : : : : 4 : +GND : 73 : gnd : : : : +Q6 : 74 : output : 3.3-V LVTTL : : 4 : N +GND* : 75 : : : : 4 : +GND* : 76 : : : : 4 : +GND* : 77 : : : : 4 : +GND : 78 : gnd : : : : +VCCINT : 79 : power : : 1.2V : : +GND* : 80 : : : : 4 : +GND* : 81 : : : : 4 : +GND* : 82 : : : : 4 : +VCCIO4 : 83 : power : : 3.3V : 4 : +GND* : 84 : : : : 4 : +GND : 85 : gnd : : : : +GND* : 86 : : : : 4 : +GND* : 87 : : : : 4 : +GND* : 88 : : : : 4 : +GND* : 89 : : : : 4 : +GND* : 90 : : : : 4 : +VCCIO4 : 91 : power : : 3.3V : 4 : +GND* : 92 : : : : 4 : +GND : 93 : gnd : : : : +GND* : 94 : : : : 4 : +GND* : 95 : : : : 4 : +D3 : 96 : input : 3.3-V LVTTL : : 4 : N +GND* : 97 : : : : 4 : +VCCIO4 : 98 : power : : 3.3V : 4 : +GND* : 99 : : : : 4 : +GND : 100 : gnd : : : : +GND* : 101 : : : : 4 : +GND* : 102 : : : : 4 : +GND* : 103 : : : : 4 : +GND* : 104 : : : : 4 : +GND* : 105 : : : : 3 : +GND* : 106 : : : : 3 : +GND* : 107 : : : : 3 : +~LVDS54p/nCEO~ : 108 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 109 : power : : 3.3V : 3 : +GND* : 110 : : : : 3 : +GND : 111 : gnd : : : : +GND* : 112 : : : : 3 : +GND* : 113 : : : : 3 : +GND* : 114 : : : : 3 : +GND* : 115 : : : : 3 : +GND* : 116 : : : : 3 : +GND* : 117 : : : : 3 : +GND* : 118 : : : : 3 : +GND : 119 : gnd : : : : +VCCINT : 120 : power : : 1.2V : : +nSTATUS : 121 : : : : 3 : +VCCIO3 : 122 : power : : 3.3V : 3 : +CONF_DONE : 123 : : : : 3 : +GND : 124 : gnd : : : : +MSEL1 : 125 : : : : 3 : +MSEL0 : 126 : : : : 3 : +GND* : 127 : : : : 3 : +GND* : 128 : : : : 3 : +GND+ : 129 : : : : 3 : +GND+ : 130 : : : : 3 : +GND+ : 131 : : : : 3 : +GND+ : 132 : : : : 3 : +GND* : 133 : : : : 3 : +GND* : 134 : : : : 3 : +GND* : 135 : : : : 3 : +VCCIO3 : 136 : power : : 3.3V : 3 : +GND* : 137 : : : : 3 : +GND* : 138 : : : : 3 : +GND* : 139 : : : : 3 : +GND : 140 : gnd : : : : +GND* : 141 : : : : 3 : +GND* : 142 : : : : 3 : +GND* : 143 : : : : 3 : +GND* : 144 : : : : 3 : +Q4 : 145 : output : 3.3-V LVTTL : : 3 : N +GND* : 146 : : : : 3 : +Q3 : 147 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 148 : power : : 3.3V : 3 : +GND* : 149 : : : : 3 : +GND* : 150 : : : : 3 : +GND* : 151 : : : : 3 : +GND* : 152 : : : : 3 : +GND : 153 : gnd : : : : +GND_PLL2 : 154 : gnd : : : : +VCCD_PLL2 : 155 : power : : 1.2V : : +GND_PLL2 : 156 : gnd : : : : +VCCA_PLL2 : 157 : power : : 1.2V : : +GNDA_PLL2 : 158 : gnd : : : : +GND : 159 : gnd : : : : +GND* : 160 : : : : 2 : +GND* : 161 : : : : 2 : +GND* : 162 : : : : 2 : +GND* : 163 : : : : 2 : +GND* : 164 : : : : 2 : +GND* : 165 : : : : 2 : +VCCIO2 : 166 : power : : 3.3V : 2 : +GND : 167 : gnd : : : : +GND* : 168 : : : : 2 : +GND* : 169 : : : : 2 : +GND* : 170 : : : : 2 : +GND* : 171 : : : : 2 : +VCCIO2 : 172 : power : : 3.3V : 2 : +GND* : 173 : : : : 2 : +GND : 174 : gnd : : : : +GND* : 175 : : : : 2 : +GND* : 176 : : : : 2 : +GND : 177 : gnd : : : : +VCCINT : 178 : power : : 1.2V : : +GND* : 179 : : : : 2 : +GND* : 180 : : : : 2 : +GND* : 181 : : : : 2 : +GND* : 182 : : : : 2 : +VCCIO2 : 183 : power : : 3.3V : 2 : +GND : 184 : gnd : : : : +GND* : 185 : : : : 2 : +GND : 186 : gnd : : : : +GND* : 187 : : : : 2 : +Q2 : 188 : output : 3.3-V LVTTL : : 2 : N +GND* : 189 : : : : 2 : +VCCINT : 190 : power : : 1.2V : : +GND* : 191 : : : : 2 : +GND* : 192 : : : : 2 : +GND* : 193 : : : : 2 : +VCCIO2 : 194 : power : : 3.3V : 2 : +GND* : 195 : : : : 2 : +GND : 196 : gnd : : : : +GND* : 197 : : : : 2 : +GND* : 198 : : : : 2 : +GND* : 199 : : : : 2 : +GND* : 200 : : : : 2 : +GND* : 201 : : : : 2 : +VCCIO2 : 202 : power : : 3.3V : 2 : +GND* : 203 : : : : 2 : +GND : 204 : gnd : : : : +D0 : 205 : input : 3.3-V LVTTL : : 2 : N +GND* : 206 : : : : 2 : +GND* : 207 : : : : 2 : +GND* : 208 : : : : 2 : diff --git a/register_8b/register_8b.pof b/register_8b/register_8b.pof new file mode 100644 index 0000000..f3decea Binary files /dev/null and b/register_8b/register_8b.pof differ diff --git a/register_8b/register_8b.qpf b/register_8b/register_8b.qpf new file mode 100644 index 0000000..3f66b81 --- /dev/null +++ b/register_8b/register_8b.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 09:08:50 March 07, 2022 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "9.0" +DATE = "09:08:50 March 07, 2022" + +# Revisions + +PROJECT_REVISION = "register_8b" diff --git a/register_8b/register_8b.qsf b/register_8b/register_8b.qsf new file mode 100644 index 0000000..5d3858a --- /dev/null +++ b/register_8b/register_8b.qsf @@ -0,0 +1,53 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 09:08:50 March 07, 2022 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# register_8b_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Cyclone II" +set_global_assignment -name DEVICE EP2C8Q208C8 +set_global_assignment -name TOP_LEVEL_ENTITY register_8b +set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name PROJECT_CREATION_TIME_DATE "09:08:50 MARCH 07, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name BDF_FILE register_8b.bdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" \ No newline at end of file diff --git a/register_8b/register_8b.qws b/register_8b/register_8b.qws new file mode 100644 index 0000000..fc216dc --- /dev/null +++ b/register_8b/register_8b.qws @@ -0,0 +1,4 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames diff --git a/register_8b/register_8b.sof b/register_8b/register_8b.sof new file mode 100644 index 0000000..23918f3 Binary files /dev/null and b/register_8b/register_8b.sof differ diff --git a/register_8b/register_8b.tan.rpt b/register_8b/register_8b.tan.rpt new file mode 100644 index 0000000..2dd1b82 --- /dev/null +++ b/register_8b/register_8b.tan.rpt @@ -0,0 +1,216 @@ +Classic Timing Analyzer report for register_8b +Mon Mar 07 09:09:57 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Clock Settings Summary + 5. Parallel Compilation + 6. tsu + 7. tco + 8. th + 9. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+ +; Worst-case tsu ; N/A ; None ; 4.872 ns ; D3 ; inst5 ; -- ; CP ; 0 ; +; Worst-case tco ; N/A ; None ; 8.228 ns ; inst3 ; Q5 ; CP ; -- ; 0 ; +; Worst-case th ; N/A ; None ; 0.406 ns ; D1 ; inst7 ; -- ; CP ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 0 ; ++------------------------------+-------+---------------+-------------+-------+-------+------------+----------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Device Name ; EP2C8Q208C8 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; Off ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Clock Settings Summary ; ++-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+ +; Clock Node Name ; Clock Setting Name ; Type ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ; ++-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+ +; CP ; ; User Pin ; None ; 0.000 ns ; 0.000 ns ; -- ; N/A ; N/A ; N/A ; ; ++-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 1 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; 0.0% ; ++----------------------------+-------------+ + + ++-------------------------------------------------------------+ +; tsu ; ++-------+--------------+------------+------+-------+----------+ +; Slack ; Required tsu ; Actual tsu ; From ; To ; To Clock ; ++-------+--------------+------------+------+-------+----------+ +; N/A ; None ; 4.872 ns ; D3 ; inst5 ; CP ; +; N/A ; None ; 4.693 ns ; D0 ; inst8 ; CP ; +; N/A ; None ; 4.628 ns ; D4 ; inst4 ; CP ; +; N/A ; None ; 4.577 ns ; D6 ; inst2 ; CP ; +; N/A ; None ; 4.264 ns ; D5 ; inst3 ; CP ; +; N/A ; None ; 4.007 ns ; D7 ; inst ; CP ; +; N/A ; None ; 1.029 ns ; D2 ; inst6 ; CP ; +; N/A ; None ; -0.140 ns ; D1 ; inst7 ; CP ; ++-------+--------------+------------+------+-------+----------+ + + ++-------------------------------------------------------------+ +; tco ; ++-------+--------------+------------+-------+----+------------+ +; Slack ; Required tco ; Actual tco ; From ; To ; From Clock ; ++-------+--------------+------------+-------+----+------------+ +; N/A ; None ; 8.228 ns ; inst3 ; Q5 ; CP ; +; N/A ; None ; 8.096 ns ; inst2 ; Q6 ; CP ; +; N/A ; None ; 7.981 ns ; inst4 ; Q4 ; CP ; +; N/A ; None ; 7.359 ns ; inst6 ; Q2 ; CP ; +; N/A ; None ; 7.354 ns ; inst ; Q7 ; CP ; +; N/A ; None ; 7.258 ns ; inst5 ; Q3 ; CP ; +; N/A ; None ; 6.982 ns ; inst8 ; Q0 ; CP ; +; N/A ; None ; 6.969 ns ; inst7 ; Q1 ; CP ; ++-------+--------------+------------+-------+----+------------+ + + ++-------------------------------------------------------------------+ +; th ; ++---------------+-------------+-----------+------+-------+----------+ +; Minimum Slack ; Required th ; Actual th ; From ; To ; To Clock ; ++---------------+-------------+-----------+------+-------+----------+ +; N/A ; None ; 0.406 ns ; D1 ; inst7 ; CP ; +; N/A ; None ; -0.763 ns ; D2 ; inst6 ; CP ; +; N/A ; None ; -3.741 ns ; D7 ; inst ; CP ; +; N/A ; None ; -3.998 ns ; D5 ; inst3 ; CP ; +; N/A ; None ; -4.311 ns ; D6 ; inst2 ; CP ; +; N/A ; None ; -4.362 ns ; D4 ; inst4 ; CP ; +; N/A ; None ; -4.427 ns ; D0 ; inst8 ; CP ; +; N/A ; None ; -4.606 ns ; D3 ; inst5 ; CP ; ++---------------+-------------+-----------+------+-------+----------+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 09:09:57 2022 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register_8b -c register_8b --timing_analysis_only +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Warning: Found pins functioning as undefined clocks and/or memory enables + Info: Assuming node "CP" is an undefined clock +Info: No valid register-to-register data paths exist for clock "CP" +Info: tsu for register "inst5" (data pin = "D3", clock pin = "CP") is 4.872 ns + Info: + Longest pin to register delay is 7.782 ns + Info: 1: + IC(0.000 ns) + CELL(0.984 ns) = 0.984 ns; Loc. = PIN_96; Fanout = 1; PIN Node = 'D3' + Info: 2: + IC(6.338 ns) + CELL(0.460 ns) = 7.782 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'inst5' + Info: Total cell delay = 1.444 ns ( 18.56 % ) + Info: Total interconnect delay = 6.338 ns ( 81.44 % ) + Info: + Micro setup delay of destination is -0.040 ns + Info: - Shortest clock path from clock "CP" to destination register is 2.870 ns + Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP' + Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl' + Info: 3: + IC(0.925 ns) + CELL(0.666 ns) = 2.870 ns; Loc. = LCFF_X32_Y15_N17; Fanout = 1; REG Node = 'inst5' + Info: Total cell delay = 1.806 ns ( 62.93 % ) + Info: Total interconnect delay = 1.064 ns ( 37.07 % ) +Info: tco from clock "CP" to destination pin "Q5" through register "inst3" is 8.228 ns + Info: + Longest clock path from clock "CP" to source register is 2.879 ns + Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP' + Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl' + Info: 3: + IC(0.934 ns) + CELL(0.666 ns) = 2.879 ns; Loc. = LCFF_X12_Y2_N9; Fanout = 1; REG Node = 'inst3' + Info: Total cell delay = 1.806 ns ( 62.73 % ) + Info: Total interconnect delay = 1.073 ns ( 37.27 % ) + Info: + Micro clock to output delay of source is 0.304 ns + Info: + Longest register to pin delay is 5.045 ns + Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X12_Y2_N9; Fanout = 1; REG Node = 'inst3' + Info: 2: + IC(1.765 ns) + CELL(3.280 ns) = 5.045 ns; Loc. = PIN_47; Fanout = 0; PIN Node = 'Q5' + Info: Total cell delay = 3.280 ns ( 65.01 % ) + Info: Total interconnect delay = 1.765 ns ( 34.99 % ) +Info: th for register "inst7" (data pin = "D1", clock pin = "CP") is 0.406 ns + Info: + Longest clock path from clock "CP" to destination register is 2.855 ns + Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'CP' + Info: 2: + IC(0.139 ns) + CELL(0.000 ns) = 1.279 ns; Loc. = CLKCTRL_G2; Fanout = 8; COMB Node = 'CP~clkctrl' + Info: 3: + IC(0.910 ns) + CELL(0.666 ns) = 2.855 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 1; REG Node = 'inst7' + Info: Total cell delay = 1.806 ns ( 63.26 % ) + Info: Total interconnect delay = 1.049 ns ( 36.74 % ) + Info: + Micro hold delay of destination is 0.306 ns + Info: - Shortest pin to register delay is 2.755 ns + Info: 1: + IC(0.000 ns) + CELL(1.140 ns) = 1.140 ns; Loc. = PIN_28; Fanout = 1; PIN Node = 'D1' + Info: 2: + IC(1.301 ns) + CELL(0.206 ns) = 2.647 ns; Loc. = LCCOMB_X1_Y14_N16; Fanout = 1; COMB Node = 'inst7~feeder' + Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.755 ns; Loc. = LCFF_X1_Y14_N17; Fanout = 1; REG Node = 'inst7' + Info: Total cell delay = 1.454 ns ( 52.78 % ) + Info: Total interconnect delay = 1.301 ns ( 47.22 % ) +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning + Info: Peak virtual memory: 212 megabytes + Info: Processing ended: Mon Mar 07 09:09:57 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/register_8b/register_8b.tan.summary b/register_8b/register_8b.tan.summary new file mode 100644 index 0000000..02ebc11 --- /dev/null +++ b/register_8b/register_8b.tan.summary @@ -0,0 +1,46 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tsu +Slack : N/A +Required Time : None +Actual Time : 4.872 ns +From : D3 +To : inst5 +From Clock : -- +To Clock : CP +Failed Paths : 0 + +Type : Worst-case tco +Slack : N/A +Required Time : None +Actual Time : 8.228 ns +From : inst3 +To : Q5 +From Clock : CP +To Clock : -- +Failed Paths : 0 + +Type : Worst-case th +Slack : N/A +Required Time : None +Actual Time : 0.406 ns +From : D1 +To : inst7 +From Clock : -- +To Clock : CP +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- + diff --git a/shifter_8b/db/prev_cmp_shifter_8b.map.qmsg b/shifter_8b/db/prev_cmp_shifter_8b.map.qmsg new file mode 100644 index 0000000..701b624 --- /dev/null +++ b/shifter_8b/db/prev_cmp_shifter_8b.map.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:36:47 2022 " "Info: Processing started: Mon Mar 07 10:36:47 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_8b " "Info: Found entity 1: shifter_8b" { } { { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "shifter_8b " "Info: Elaborating entity \"shifter_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Error" "ESGN_ENTITY_IS_MISSING" "inst triple_selector_8b " "Error: Node instance \"inst\" instantiates undefined entity \"triple_selector_8b\"" { } { { "shifter_8b.bdf" "inst" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 32 488 584 512 "inst" "" } } } } } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1} +{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 07 10:36:47 2022 " "Error: Processing ended: Mon Mar 07 10:36:47 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/prev_cmp_shifter_8b.qmsg b/shifter_8b/db/prev_cmp_shifter_8b.qmsg new file mode 100644 index 0000000..d72ebb1 --- /dev/null +++ b/shifter_8b/db/prev_cmp_shifter_8b.qmsg @@ -0,0 +1,8 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:36:47 2022 " "Info: Processing started: Mon Mar 07 10:36:47 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_8b " "Info: Found entity 1: shifter_8b" { } { { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "shifter_8b " "Info: Elaborating entity \"shifter_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Error" "ESGN_ENTITY_IS_MISSING" "inst triple_selector_8b " "Error: Node instance \"inst\" instantiates undefined entity \"triple_selector_8b\"" { } { { "shifter_8b.bdf" "inst" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 32 488 584 512 "inst" "" } } } } } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0 -1} +{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "246 " "Error: Peak virtual memory: 246 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 07 10:36:47 2022 " "Error: Processing ended: Mon Mar 07 10:36:47 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Error: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Error: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} +{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" { } { } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/shifter_8b.(0).cnf.cdb b/shifter_8b/db/shifter_8b.(0).cnf.cdb new file mode 100644 index 0000000..441729c Binary files /dev/null and b/shifter_8b/db/shifter_8b.(0).cnf.cdb differ diff --git a/shifter_8b/db/shifter_8b.(0).cnf.hdb b/shifter_8b/db/shifter_8b.(0).cnf.hdb new file mode 100644 index 0000000..69c02e9 Binary files /dev/null and b/shifter_8b/db/shifter_8b.(0).cnf.hdb differ diff --git a/shifter_8b/db/shifter_8b.(1).cnf.cdb b/shifter_8b/db/shifter_8b.(1).cnf.cdb new file mode 100644 index 0000000..a51279e Binary files /dev/null and b/shifter_8b/db/shifter_8b.(1).cnf.cdb differ diff --git a/shifter_8b/db/shifter_8b.(1).cnf.hdb b/shifter_8b/db/shifter_8b.(1).cnf.hdb new file mode 100644 index 0000000..616a262 Binary files /dev/null and b/shifter_8b/db/shifter_8b.(1).cnf.hdb differ diff --git a/shifter_8b/db/shifter_8b.asm.qmsg b/shifter_8b/db/shifter_8b.asm.qmsg new file mode 100644 index 0000000..bfc39bd --- /dev/null +++ b/shifter_8b/db/shifter_8b.asm.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:37:43 2022 " "Info: Processing started: Mon Mar 07 10:37:43 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" { } { } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1} +{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" { } { } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "241 " "Info: Peak virtual memory: 241 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:37:44 2022 " "Info: Processing ended: Mon Mar 07 10:37:44 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/shifter_8b.asm_labs.ddb b/shifter_8b/db/shifter_8b.asm_labs.ddb new file mode 100644 index 0000000..d9daebe Binary files /dev/null and b/shifter_8b/db/shifter_8b.asm_labs.ddb differ diff --git a/shifter_8b/db/shifter_8b.cbx.xml b/shifter_8b/db/shifter_8b.cbx.xml new file mode 100644 index 0000000..987243c --- /dev/null +++ b/shifter_8b/db/shifter_8b.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/shifter_8b/db/shifter_8b.cmp.bpm b/shifter_8b/db/shifter_8b.cmp.bpm new file mode 100644 index 0000000..19e7161 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.bpm differ diff --git a/shifter_8b/db/shifter_8b.cmp.cdb b/shifter_8b/db/shifter_8b.cmp.cdb new file mode 100644 index 0000000..8c75fb7 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.cdb differ diff --git a/shifter_8b/db/shifter_8b.cmp.ecobp b/shifter_8b/db/shifter_8b.cmp.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.ecobp differ diff --git a/shifter_8b/db/shifter_8b.cmp.hdb b/shifter_8b/db/shifter_8b.cmp.hdb new file mode 100644 index 0000000..bbcc1eb Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.hdb differ diff --git a/shifter_8b/db/shifter_8b.cmp.kpt b/shifter_8b/db/shifter_8b.cmp.kpt new file mode 100644 index 0000000..af39f60 --- /dev/null +++ b/shifter_8b/db/shifter_8b.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/shifter_8b/db/shifter_8b.cmp.logdb b/shifter_8b/db/shifter_8b.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/shifter_8b/db/shifter_8b.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/shifter_8b/db/shifter_8b.cmp.rdb b/shifter_8b/db/shifter_8b.cmp.rdb new file mode 100644 index 0000000..1c5b5a9 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.rdb differ diff --git a/shifter_8b/db/shifter_8b.cmp.tdb b/shifter_8b/db/shifter_8b.cmp.tdb new file mode 100644 index 0000000..9eb8115 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp.tdb differ diff --git a/shifter_8b/db/shifter_8b.cmp0.ddb b/shifter_8b/db/shifter_8b.cmp0.ddb new file mode 100644 index 0000000..a79bf38 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp0.ddb differ diff --git a/shifter_8b/db/shifter_8b.cmp2.ddb b/shifter_8b/db/shifter_8b.cmp2.ddb new file mode 100644 index 0000000..d183b26 Binary files /dev/null and b/shifter_8b/db/shifter_8b.cmp2.ddb differ diff --git a/shifter_8b/db/shifter_8b.cmp_merge.kpt b/shifter_8b/db/shifter_8b.cmp_merge.kpt new file mode 100644 index 0000000..1564f30 --- /dev/null +++ b/shifter_8b/db/shifter_8b.cmp_merge.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/shifter_8b/db/shifter_8b.db_info b/shifter_8b/db/shifter_8b.db_info new file mode 100644 index 0000000..c221daa --- /dev/null +++ b/shifter_8b/db/shifter_8b.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +Version_Index = 167832322 +Creation_Time = Mon Mar 07 10:34:26 2022 diff --git a/shifter_8b/db/shifter_8b.eco.cdb b/shifter_8b/db/shifter_8b.eco.cdb new file mode 100644 index 0000000..6612017 Binary files /dev/null and b/shifter_8b/db/shifter_8b.eco.cdb differ diff --git a/shifter_8b/db/shifter_8b.fit.qmsg b/shifter_8b/db/shifter_8b.fit.qmsg new file mode 100644 index 0000000..dce30e2 --- /dev/null +++ b/shifter_8b/db/shifter_8b.fit.qmsg @@ -0,0 +1,39 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:37:41 2022 " "Info: Processing started: Mon Mar 07 10:37:41 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "IMPP_MPP_USER_DEVICE" "shifter_8b EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"shifter_8b\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} } { } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1} +{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} } { } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "22 22 " "Warning: No exact pin location assignment(s) for 22 pins of 22 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y0 " "Info: Pin Y0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y0 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 168 688 864 184 "Y0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1 " "Info: Pin Y1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y1 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 152 688 864 168 "Y1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2 " "Info: Pin Y2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y2 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 136 688 864 152 "Y2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3 " "Info: Pin Y3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y3 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 120 688 864 136 "Y3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4 " "Info: Pin Y4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y4 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 104 688 864 120 "Y4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y5 " "Info: Pin Y5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y5 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 88 688 864 104 "Y5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6 " "Info: Pin Y6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y6 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 72 688 864 88 "Y6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7 " "Info: Pin Y7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y7 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 56 688 864 72 "Y7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "OF " "Info: Pin OF not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { OF } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 568 680 856 584 "OF" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OF } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A0 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 408 40 208 424 "A0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "L " "Info: Pin L not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { L } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 424 40 208 440 "L" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { L } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "LM " "Info: Pin LM not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { LM } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 440 40 208 456 "LM" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { LM } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DM " "Info: Pin DM not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { DM } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 456 40 208 472 "DM" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A1 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 360 40 208 376 "A1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RM " "Info: Pin RM not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { RM } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 472 40 208 488 "RM" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { RM } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A2 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 312 40 208 328 "A2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 264 40 208 280 "A3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 216 40 208 232 "A4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A5 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 168 40 208 184 "A5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6 " "Info: Pin A6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A6 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 120 40 208 136 "A6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7 " "Info: Pin A7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A7 } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 72 40 208 88 "A7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "R " "Info: Pin R not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { R } } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 56 40 208 72 "R" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { R } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} } { } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1} +{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." { } { } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0 0 "Starting register packing" 0 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" { } { } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" { } { } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" { } { } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" { } { } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1} } { } 0 0 "Finished register packing" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "22 unused 3.3V 13 9 0 " "Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 13 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." { } { } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1} } { } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} } { } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" { } { } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y10 X10_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19" { } { } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" { } { } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" { } { } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1} } { } 0 0 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1} +{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Warning: Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "OF 0 " "Info: Pin \"OF\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} } { } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." { } { } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1} +{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/quartus/shifter_8b/shifter_8b.fit.smsg " "Info: Generated suppressed messages file D:/projects/quartus/shifter_8b/shifter_8b.fit.smsg" { } { } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:37:42 2022 " "Info: Processing ended: Mon Mar 07 10:37:42 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/shifter_8b.hier_info b/shifter_8b/db/shifter_8b.hier_info new file mode 100644 index 0000000..d62947c --- /dev/null +++ b/shifter_8b/db/shifter_8b.hier_info @@ -0,0 +1,102 @@ +|shifter_8b +Y0 <= triple_selector_8b:inst.Y0 +A6 => triple_selector_8b:inst.A7 +A6 => triple_selector_8b:inst.B6 +A6 => triple_selector_8b:inst.C5 +A7 => triple_selector_8b:inst.B7 +A7 => triple_selector_8b:inst.C6 +A7 => inst1.IN1 +R => triple_selector_8b:inst.C7 +A5 => triple_selector_8b:inst.A6 +A5 => triple_selector_8b:inst.B5 +A5 => triple_selector_8b:inst.C4 +A4 => triple_selector_8b:inst.A5 +A4 => triple_selector_8b:inst.B4 +A4 => triple_selector_8b:inst.C3 +A3 => triple_selector_8b:inst.A4 +A3 => triple_selector_8b:inst.B3 +A3 => triple_selector_8b:inst.C2 +A2 => triple_selector_8b:inst.A3 +A2 => triple_selector_8b:inst.B2 +A2 => triple_selector_8b:inst.C1 +A1 => triple_selector_8b:inst.A2 +A1 => triple_selector_8b:inst.B1 +A1 => triple_selector_8b:inst.C0 +A0 => triple_selector_8b:inst.A1 +A0 => triple_selector_8b:inst.B0 +A0 => inst2.IN0 +L => triple_selector_8b:inst.A0 +LM => triple_selector_8b:inst.AY +LM => inst1.IN0 +DM => triple_selector_8b:inst.BY +RM => triple_selector_8b:inst.CY +RM => inst2.IN1 +Y1 <= triple_selector_8b:inst.Y1 +Y2 <= triple_selector_8b:inst.Y2 +Y3 <= triple_selector_8b:inst.Y3 +Y4 <= triple_selector_8b:inst.Y4 +Y5 <= triple_selector_8b:inst.Y5 +Y6 <= triple_selector_8b:inst.Y6 +Y7 <= triple_selector_8b:inst.Y7 +OF <= inst3.DB_MAX_OUTPUT_PORT_TYPE + + +|shifter_8b|triple_selector_8b:inst +Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE +B0 => inst1.IN0 +BY => inst1.IN1 +BY => inst5.IN1 +BY => inst9.IN1 +BY => inst13.IN1 +BY => inst16.IN1 +BY => inst21.IN1 +BY => inst24.IN1 +BY => inst29.IN1 +C0 => inst2.IN0 +CY => inst2.IN1 +CY => inst6.IN1 +CY => inst10.IN1 +CY => inst14.IN1 +CY => inst18.IN1 +CY => inst22.IN1 +CY => inst26.IN1 +CY => inst30.IN1 +A0 => inst.IN0 +AY => inst.IN1 +AY => inst4.IN1 +AY => inst8.IN1 +AY => inst12.IN1 +AY => inst17.IN1 +AY => inst20.IN1 +AY => inst25.IN1 +AY => inst28.IN1 +Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE +B1 => inst5.IN0 +C1 => inst6.IN0 +A1 => inst4.IN0 +Y2 <= inst11.DB_MAX_OUTPUT_PORT_TYPE +B2 => inst9.IN0 +C2 => inst10.IN0 +A2 => inst8.IN0 +Y3 <= inst15.DB_MAX_OUTPUT_PORT_TYPE +B3 => inst13.IN0 +C3 => inst14.IN0 +A3 => inst12.IN0 +Y4 <= inst19.DB_MAX_OUTPUT_PORT_TYPE +B4 => inst16.IN0 +C4 => inst18.IN0 +A4 => inst17.IN0 +Y5 <= inst23.DB_MAX_OUTPUT_PORT_TYPE +B5 => inst21.IN0 +C5 => inst22.IN0 +A5 => inst20.IN0 +Y6 <= inst27.DB_MAX_OUTPUT_PORT_TYPE +B6 => inst24.IN0 +C6 => inst26.IN0 +A6 => inst25.IN0 +Y7 <= inst31.DB_MAX_OUTPUT_PORT_TYPE +B7 => inst29.IN0 +C7 => inst30.IN0 +A7 => inst28.IN0 + + diff --git a/shifter_8b/db/shifter_8b.hif b/shifter_8b/db/shifter_8b.hif new file mode 100644 index 0000000..82d156d --- /dev/null +++ b/shifter_8b/db/shifter_8b.hif @@ -0,0 +1,62 @@ +Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +11 +936 +OFF +OFF +OFF +ON +ON +ON +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +shifter_8b +# storage +db|shifter_8b.(0).cnf +db|shifter_8b.(0).cnf +# case_insensitive +# source_file +shifter_8b.bdf +323ebfa5afd7389abf1fcd4efaf6de +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +| +} +# macro_sequence + +# end +# entity +triple_selector_8b +# storage +db|shifter_8b.(1).cnf +db|shifter_8b.(1).cnf +# case_insensitive +# source_file +triple_selector_8b.bdf +91b7a41e9ebd47591ce44c4793a9f2e +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +triple_selector_8b:inst +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/shifter_8b/db/shifter_8b.lpc.html b/shifter_8b/db/shifter_8b.lpc.html new file mode 100644 index 0000000..10ca6de --- /dev/null +++ b/shifter_8b/db/shifter_8b.lpc.html @@ -0,0 +1,34 @@ + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + + +
HierarchyInputConstant InputUnused InputFloating InputOutputConstant OutputUnused OutputFloating OutputBidirConstant BidirUnused BidirInput only BidirOutput only Bidir
inst27000800000000
diff --git a/shifter_8b/db/shifter_8b.lpc.rdb b/shifter_8b/db/shifter_8b.lpc.rdb new file mode 100644 index 0000000..884f110 Binary files /dev/null and b/shifter_8b/db/shifter_8b.lpc.rdb differ diff --git a/shifter_8b/db/shifter_8b.lpc.txt b/shifter_8b/db/shifter_8b.lpc.txt new file mode 100644 index 0000000..2bd42f8 --- /dev/null +++ b/shifter_8b/db/shifter_8b.lpc.txt @@ -0,0 +1,7 @@ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Legal Partition Candidates ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; inst ; 27 ; 0 ; 0 ; 0 ; 8 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ diff --git a/shifter_8b/db/shifter_8b.map.bpm b/shifter_8b/db/shifter_8b.map.bpm new file mode 100644 index 0000000..e4792cd Binary files /dev/null and b/shifter_8b/db/shifter_8b.map.bpm differ diff --git a/shifter_8b/db/shifter_8b.map.cdb b/shifter_8b/db/shifter_8b.map.cdb new file mode 100644 index 0000000..b4e804b Binary files /dev/null and b/shifter_8b/db/shifter_8b.map.cdb differ diff --git a/shifter_8b/db/shifter_8b.map.ecobp b/shifter_8b/db/shifter_8b.map.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/shifter_8b/db/shifter_8b.map.ecobp differ diff --git a/shifter_8b/db/shifter_8b.map.hdb b/shifter_8b/db/shifter_8b.map.hdb new file mode 100644 index 0000000..08a27b4 Binary files /dev/null and b/shifter_8b/db/shifter_8b.map.hdb differ diff --git a/shifter_8b/db/shifter_8b.map.kpt b/shifter_8b/db/shifter_8b.map.kpt new file mode 100644 index 0000000..65ba414 --- /dev/null +++ b/shifter_8b/db/shifter_8b.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/shifter_8b/db/shifter_8b.map.logdb b/shifter_8b/db/shifter_8b.map.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/shifter_8b/db/shifter_8b.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/shifter_8b/db/shifter_8b.map.qmsg b/shifter_8b/db/shifter_8b.map.qmsg new file mode 100644 index 0000000..f38999f --- /dev/null +++ b/shifter_8b/db/shifter_8b.map.qmsg @@ -0,0 +1,9 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:37:40 2022 " "Info: Processing started: Mon Mar 07 10:37:40 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file shifter_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter_8b " "Info: Found entity 1: shifter_8b" { } { { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "shifter_8b " "Info: Elaborating entity \"shifter_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Warning" "WSGN_SEARCH_FILE" "triple_selector_8b.bdf 1 1 " "Warning: Using design file triple_selector_8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 triple_selector_8b " "Info: Found entity 1: triple_selector_8b" { } { { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/triple_selector_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "triple_selector_8b triple_selector_8b:inst " "Info: Elaborating entity \"triple_selector_8b\" for hierarchy \"triple_selector_8b:inst\"" { } { { "shifter_8b.bdf" "inst" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 32 488 584 512 "inst" "" } } } } } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_TM_SUMMARY" "39 " "Info: Implemented 39 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Info: Implemented 13 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Info: Implemented 9 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "17 " "Info: Implemented 17 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1 Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:37:40 2022 " "Info: Processing ended: Mon Mar 07 10:37:40 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/shifter_8b.map_bb.cdb b/shifter_8b/db/shifter_8b.map_bb.cdb new file mode 100644 index 0000000..cf5183d Binary files /dev/null and b/shifter_8b/db/shifter_8b.map_bb.cdb differ diff --git a/shifter_8b/db/shifter_8b.map_bb.hdb b/shifter_8b/db/shifter_8b.map_bb.hdb new file mode 100644 index 0000000..2067669 Binary files /dev/null and b/shifter_8b/db/shifter_8b.map_bb.hdb differ diff --git a/shifter_8b/db/shifter_8b.map_bb.logdb b/shifter_8b/db/shifter_8b.map_bb.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/shifter_8b/db/shifter_8b.map_bb.logdb @@ -0,0 +1 @@ +v1 diff --git a/shifter_8b/db/shifter_8b.pre_map.cdb b/shifter_8b/db/shifter_8b.pre_map.cdb new file mode 100644 index 0000000..f4d7a44 Binary files /dev/null and b/shifter_8b/db/shifter_8b.pre_map.cdb differ diff --git a/shifter_8b/db/shifter_8b.pre_map.hdb b/shifter_8b/db/shifter_8b.pre_map.hdb new file mode 100644 index 0000000..e2fc999 Binary files /dev/null and b/shifter_8b/db/shifter_8b.pre_map.hdb differ diff --git a/shifter_8b/db/shifter_8b.rtlv.hdb b/shifter_8b/db/shifter_8b.rtlv.hdb new file mode 100644 index 0000000..8e9e155 Binary files /dev/null and b/shifter_8b/db/shifter_8b.rtlv.hdb differ diff --git a/shifter_8b/db/shifter_8b.rtlv_sg.cdb b/shifter_8b/db/shifter_8b.rtlv_sg.cdb new file mode 100644 index 0000000..09ee365 Binary files /dev/null and b/shifter_8b/db/shifter_8b.rtlv_sg.cdb differ diff --git a/shifter_8b/db/shifter_8b.rtlv_sg_swap.cdb b/shifter_8b/db/shifter_8b.rtlv_sg_swap.cdb new file mode 100644 index 0000000..399d196 Binary files /dev/null and b/shifter_8b/db/shifter_8b.rtlv_sg_swap.cdb differ diff --git a/shifter_8b/db/shifter_8b.sgdiff.cdb b/shifter_8b/db/shifter_8b.sgdiff.cdb new file mode 100644 index 0000000..1963fd7 Binary files /dev/null and b/shifter_8b/db/shifter_8b.sgdiff.cdb differ diff --git a/shifter_8b/db/shifter_8b.sgdiff.hdb b/shifter_8b/db/shifter_8b.sgdiff.hdb new file mode 100644 index 0000000..e422a53 Binary files /dev/null and b/shifter_8b/db/shifter_8b.sgdiff.hdb differ diff --git a/shifter_8b/db/shifter_8b.sld_design_entry.sci b/shifter_8b/db/shifter_8b.sld_design_entry.sci new file mode 100644 index 0000000..904d003 Binary files /dev/null and b/shifter_8b/db/shifter_8b.sld_design_entry.sci differ diff --git a/shifter_8b/db/shifter_8b.sld_design_entry_dsc.sci b/shifter_8b/db/shifter_8b.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2000bdc Binary files /dev/null and b/shifter_8b/db/shifter_8b.sld_design_entry_dsc.sci differ diff --git a/shifter_8b/db/shifter_8b.syn_hier_info b/shifter_8b/db/shifter_8b.syn_hier_info new file mode 100644 index 0000000..e69de29 diff --git a/shifter_8b/db/shifter_8b.tan.qmsg b/shifter_8b/db/shifter_8b.tan.qmsg new file mode 100644 index 0000000..7a6c292 --- /dev/null +++ b/shifter_8b/db/shifter_8b.tan.qmsg @@ -0,0 +1,6 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:37:44 2022 " "Info: Processing started: Mon Mar 07 10:37:44 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "ITDB_FULL_TPD_RESULT" "DM Y7 13.320 ns Longest " "Info: Longest tpd from source pin \"DM\" to destination pin \"Y7\" is 13.320 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns DM 1 PIN PIN_35 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 8; PIN Node = 'DM'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { DM } "NODE_NAME" } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 456 40 208 472 "DM" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.057 ns) + CELL(0.650 ns) 7.692 ns triple_selector_8b:inst\|inst31~0 2 COMB LCCOMB_X1_Y14_N20 1 " "Info: 2: + IC(6.057 ns) + CELL(0.650 ns) = 7.692 ns; Loc. = LCCOMB_X1_Y14_N20; Fanout = 1; COMB Node = 'triple_selector_8b:inst\|inst31~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.707 ns" { DM triple_selector_8b:inst|inst31~0 } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/triple_selector_8b.bdf" { { 64 488 552 112 "inst31" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.286 ns) + CELL(0.319 ns) 9.297 ns triple_selector_8b:inst\|inst31 3 COMB LCCOMB_X1_Y9_N16 1 " "Info: 3: + IC(1.286 ns) + CELL(0.319 ns) = 9.297 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 1; COMB Node = 'triple_selector_8b:inst\|inst31'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.605 ns" { triple_selector_8b:inst|inst31~0 triple_selector_8b:inst|inst31 } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/triple_selector_8b.bdf" { { 64 488 552 112 "inst31" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.927 ns) + CELL(3.096 ns) 13.320 ns Y7 4 PIN PIN_33 0 " "Info: 4: + IC(0.927 ns) + CELL(3.096 ns) = 13.320 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'Y7'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.023 ns" { triple_selector_8b:inst|inst31 Y7 } "NODE_NAME" } } { "shifter_8b.bdf" "" { Schematic "D:/projects/quartus/shifter_8b/shifter_8b.bdf" { { 56 688 864 72 "Y7" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.050 ns ( 37.91 % ) " "Info: Total cell delay = 5.050 ns ( 37.91 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.270 ns ( 62.09 % ) " "Info: Total interconnect delay = 8.270 ns ( 62.09 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.320 ns" { DM triple_selector_8b:inst|inst31~0 triple_selector_8b:inst|inst31 Y7 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.320 ns" { DM {} DM~combout {} triple_selector_8b:inst|inst31~0 {} triple_selector_8b:inst|inst31 {} Y7 {} } { 0.000ns 0.000ns 6.057ns 1.286ns 0.927ns } { 0.000ns 0.985ns 0.650ns 0.319ns 3.096ns } "" } } } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:37:44 2022 " "Info: Processing ended: Mon Mar 07 10:37:44 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/shifter_8b/db/shifter_8b.tis_db_list.ddb b/shifter_8b/db/shifter_8b.tis_db_list.ddb new file mode 100644 index 0000000..2a9a6ed Binary files /dev/null and b/shifter_8b/db/shifter_8b.tis_db_list.ddb differ diff --git a/shifter_8b/incremental_db/README b/shifter_8b/incremental_db/README new file mode 100644 index 0000000..9f62dcd --- /dev/null +++ b/shifter_8b/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.atm b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.atm new file mode 100644 index 0000000..c2b74b6 Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.atm differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.dfp b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.dfp new file mode 100644 index 0000000..b1c67d6 Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.dfp differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.hdbx b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.hdbx new file mode 100644 index 0000000..439ee3a Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.hdbx differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.kpt b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.kpt new file mode 100644 index 0000000..c1e72d7 --- /dev/null +++ b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.logdb b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.rcf b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.rcf new file mode 100644 index 0000000..25b6235 Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.cmp.rcf differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.atm b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.atm new file mode 100644 index 0000000..43cec4d Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.atm differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.dpi b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.dpi new file mode 100644 index 0000000..2fa623b Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.dpi differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.hdbx b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.hdbx new file mode 100644 index 0000000..01a3c27 Binary files /dev/null and b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.hdbx differ diff --git a/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.kpt b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.kpt new file mode 100644 index 0000000..bed78aa --- /dev/null +++ b/shifter_8b/incremental_db/compiled_partitions/shifter_8b.root_partition.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/shifter_8b/shifter_8b.asm.rpt b/shifter_8b/shifter_8b.asm.rpt new file mode 100644 index 0000000..6435cc7 --- /dev/null +++ b/shifter_8b/shifter_8b.asm.rpt @@ -0,0 +1,129 @@ +Assembler report for shifter_8b +Mon Mar 07 10:37:44 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: D:/projects/quartus/shifter_8b/shifter_8b.sof + 6. Assembler Device Options: D:/projects/quartus/shifter_8b/shifter_8b.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Mon Mar 07 10:37:44 2022 ; +; Revision Name ; shifter_8b ; +; Top-level Entity Name ; shifter_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Maintain Compatibility with All Cyclone II M4K Versions ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++-----------------------------------------------+ +; Assembler Generated Files ; ++-----------------------------------------------+ +; File Name ; ++-----------------------------------------------+ +; D:/projects/quartus/shifter_8b/shifter_8b.sof ; +; D:/projects/quartus/shifter_8b/shifter_8b.pof ; ++-----------------------------------------------+ + + ++-------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/shifter_8b/shifter_8b.sof ; ++----------------+--------------------------------------------------------+ +; Option ; Setting ; ++----------------+--------------------------------------------------------+ +; Device ; EP2C8Q208C8 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x000C7CD6 ; ++----------------+--------------------------------------------------------+ + + ++-------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/shifter_8b/shifter_8b.pof ; ++--------------------+----------------------------------------------------+ +; Option ; Setting ; ++--------------------+----------------------------------------------------+ +; Device ; EPCS4 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x06F093B0 ; +; Compression Ratio ; 3 ; ++--------------------+----------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:37:43 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 241 megabytes + Info: Processing ended: Mon Mar 07 10:37:44 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + diff --git a/shifter_8b/shifter_8b.bdf b/shifter_8b/shifter_8b.bdf new file mode 100644 index 0000000..836a242 --- /dev/null +++ b/shifter_8b/shifter_8b.bdf @@ -0,0 +1,1081 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 40 408 208 424) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 424 208 440) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "L" (rect 5 0 10 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 360 208 376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 312 208 328) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 264 208 280) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 216 208 232) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 56 208 72) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "R" (rect 5 0 13 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 440 208 456) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "LM" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 456 208 472) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "DM" (rect 5 0 21 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 472 208 488) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "RM" (rect 5 0 21 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 168 208 184) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 120 208 136) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 40 72 208 88) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 688 168 864 184) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y0" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 152 864 168) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y1" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 136 864 152) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y2" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 120 864 136) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y3" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 104 864 120) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y4" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 88 864 104) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y5" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 72 864 88) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y6" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 688 56 864 72) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y7" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 680 568 856 584) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "OF" (rect 90 0 105 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 464 576 528 624) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst1" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 464 528 528 576) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 576 552 640 600) + (text "OR2" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 15 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 15 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 48 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 36)(pt 25 36)(line_width 1)) + (line (pt 14 13)(pt 25 13)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 488 32 584 512) + (text "triple_selector_8b" (rect 5 0 106 14)(font "Arial" (font_size 8))) + (text "inst" (rect 8 464 25 476)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "A7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A7" (rect 21 27 37 41)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "B7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B7" (rect 21 43 36 57)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "C7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C7" (rect 21 59 36 73)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 0 80) + (input) + (text "A6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A6" (rect 21 75 37 89)(font "Arial" (font_size 8))) + (line (pt 0 80)(pt 16 80)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "B6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B6" (rect 21 91 36 105)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 0 112) + (input) + (text "C6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C6" (rect 21 107 36 121)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 1)) + ) + (port + (pt 0 128) + (input) + (text "A5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A5" (rect 21 123 37 137)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "B5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B5" (rect 21 139 36 153)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "C5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C5" (rect 21 155 36 169)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 16 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "A4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A4" (rect 21 171 37 185)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 16 176)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "B4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B4" (rect 21 187 36 201)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 16 192)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "C4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C4" (rect 21 203 36 217)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "A3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A3" (rect 21 219 37 233)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 240) + (input) + (text "B3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B3" (rect 21 235 36 249)(font "Arial" (font_size 8))) + (line (pt 0 240)(pt 16 240)(line_width 1)) + ) + (port + (pt 0 256) + (input) + (text "C3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C3" (rect 21 251 36 265)(font "Arial" (font_size 8))) + (line (pt 0 256)(pt 16 256)(line_width 1)) + ) + (port + (pt 0 272) + (input) + (text "A2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A2" (rect 21 267 37 281)(font "Arial" (font_size 8))) + (line (pt 0 272)(pt 16 272)(line_width 1)) + ) + (port + (pt 0 288) + (input) + (text "B2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B2" (rect 21 283 36 297)(font "Arial" (font_size 8))) + (line (pt 0 288)(pt 16 288)(line_width 1)) + ) + (port + (pt 0 304) + (input) + (text "C2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C2" (rect 21 299 36 313)(font "Arial" (font_size 8))) + (line (pt 0 304)(pt 16 304)(line_width 1)) + ) + (port + (pt 0 320) + (input) + (text "A1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A1" (rect 21 315 37 329)(font "Arial" (font_size 8))) + (line (pt 0 320)(pt 16 320)(line_width 1)) + ) + (port + (pt 0 336) + (input) + (text "B1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B1" (rect 21 331 36 345)(font "Arial" (font_size 8))) + (line (pt 0 336)(pt 16 336)(line_width 1)) + ) + (port + (pt 0 352) + (input) + (text "C1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C1" (rect 21 347 36 361)(font "Arial" (font_size 8))) + (line (pt 0 352)(pt 16 352)(line_width 1)) + ) + (port + (pt 0 368) + (input) + (text "A0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A0" (rect 21 363 37 377)(font "Arial" (font_size 8))) + (line (pt 0 368)(pt 16 368)(line_width 1)) + ) + (port + (pt 0 384) + (input) + (text "B0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B0" (rect 21 379 36 393)(font "Arial" (font_size 8))) + (line (pt 0 384)(pt 16 384)(line_width 1)) + ) + (port + (pt 0 400) + (input) + (text "C0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C0" (rect 21 395 36 409)(font "Arial" (font_size 8))) + (line (pt 0 400)(pt 16 400)(line_width 1)) + ) + (port + (pt 0 416) + (input) + (text "AY" (rect 0 0 18 14)(font "Arial" (font_size 8))) + (text "AY" (rect 21 411 39 425)(font "Arial" (font_size 8))) + (line (pt 0 416)(pt 16 416)(line_width 1)) + ) + (port + (pt 0 432) + (input) + (text "BY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "BY" (rect 21 427 38 441)(font "Arial" (font_size 8))) + (line (pt 0 432)(pt 16 432)(line_width 1)) + ) + (port + (pt 0 448) + (input) + (text "CY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "CY" (rect 21 443 38 457)(font "Arial" (font_size 8))) + (line (pt 0 448)(pt 16 448)(line_width 1)) + ) + (port + (pt 96 32) + (output) + (text "Y7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y7" (rect 59 27 75 41)(font "Arial" (font_size 8))) + (line (pt 96 32)(pt 80 32)(line_width 1)) + ) + (port + (pt 96 48) + (output) + (text "Y6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y6" (rect 59 43 75 57)(font "Arial" (font_size 8))) + (line (pt 96 48)(pt 80 48)(line_width 1)) + ) + (port + (pt 96 64) + (output) + (text "Y5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y5" (rect 59 59 75 73)(font "Arial" (font_size 8))) + (line (pt 96 64)(pt 80 64)(line_width 1)) + ) + (port + (pt 96 80) + (output) + (text "Y4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y4" (rect 59 75 75 89)(font "Arial" (font_size 8))) + (line (pt 96 80)(pt 80 80)(line_width 1)) + ) + (port + (pt 96 96) + (output) + (text "Y3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y3" (rect 59 91 75 105)(font "Arial" (font_size 8))) + (line (pt 96 96)(pt 80 96)(line_width 1)) + ) + (port + (pt 96 112) + (output) + (text "Y2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y2" (rect 59 107 75 121)(font "Arial" (font_size 8))) + (line (pt 96 112)(pt 80 112)(line_width 1)) + ) + (port + (pt 96 128) + (output) + (text "Y1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y1" (rect 59 123 75 137)(font "Arial" (font_size 8))) + (line (pt 96 128)(pt 80 128)(line_width 1)) + ) + (port + (pt 96 144) + (output) + (text "Y0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y0" (rect 59 139 75 153)(font "Arial" (font_size 8))) + (line (pt 96 144)(pt 80 144)(line_width 1)) + ) + (drawing + (rectangle (rect 16 16 80 464)(line_width 1)) + ) +) +(connector + (pt 584 176) + (pt 688 176) +) +(connector + (pt 584 160) + (pt 688 160) +) +(connector + (pt 584 144) + (pt 688 144) +) +(connector + (pt 584 128) + (pt 688 128) +) +(connector + (pt 584 112) + (pt 688 112) +) +(connector + (pt 584 96) + (pt 688 96) +) +(connector + (pt 584 80) + (pt 688 80) +) +(connector + (pt 584 64) + (pt 688 64) +) +(connector + (pt 208 464) + (pt 488 464) +) +(connector + (pt 488 64) + (pt 472 64) +) +(connector + (pt 472 64) + (pt 472 128) +) +(connector + (pt 488 112) + (pt 456 112) +) +(connector + (pt 456 112) + (pt 456 176) +) +(connector + (pt 488 160) + (pt 440 160) +) +(connector + (pt 440 160) + (pt 440 224) +) +(connector + (pt 488 208) + (pt 424 208) +) +(connector + (pt 424 208) + (pt 424 272) +) +(connector + (pt 488 256) + (pt 408 256) +) +(connector + (pt 408 256) + (pt 408 320) +) +(connector + (pt 488 304) + (pt 392 304) +) +(connector + (pt 392 304) + (pt 392 368) +) +(connector + (pt 488 352) + (pt 376 352) +) +(connector + (pt 488 96) + (pt 456 96) +) +(connector + (pt 208 64) + (pt 456 64) +) +(connector + (pt 456 64) + (pt 456 96) +) +(connector + (pt 488 144) + (pt 432 144) +) +(connector + (pt 432 80) + (pt 432 144) +) +(connector + (pt 488 192) + (pt 416 192) +) +(connector + (pt 416 192) + (pt 416 128) +) +(connector + (pt 488 240) + (pt 400 240) +) +(connector + (pt 400 240) + (pt 400 176) +) +(connector + (pt 488 288) + (pt 384 288) +) +(connector + (pt 384 288) + (pt 384 224) +) +(connector + (pt 488 336) + (pt 368 336) +) +(connector + (pt 368 336) + (pt 368 272) +) +(connector + (pt 488 384) + (pt 352 384) +) +(connector + (pt 352 384) + (pt 352 320) +) +(connector + (pt 488 400) + (pt 304 400) +) +(connector + (pt 304 400) + (pt 304 432) +) +(connector + (pt 208 432) + (pt 304 432) +) +(connector + (pt 488 432) + (pt 336 432) +) +(connector + (pt 336 432) + (pt 336 368) +) +(connector + (pt 352 480) + (pt 352 560) +) +(connector + (pt 232 448) + (pt 232 592) +) +(connector + (pt 256 80) + (pt 256 608) +) +(connector + (pt 552 552) + (pt 552 568) +) +(connector + (pt 576 568) + (pt 552 568) +) +(connector + (pt 552 600) + (pt 552 584) +) +(connector + (pt 576 584) + (pt 552 584) +) +(connector + (pt 232 592) + (pt 464 592) +) +(connector + (pt 256 608) + (pt 464 608) +) +(connector + (pt 376 544) + (pt 464 544) +) +(connector + (pt 352 560) + (pt 464 560) +) +(connector + (pt 528 600) + (pt 552 600) +) +(connector + (pt 528 552) + (pt 552 552) +) +(connector + (pt 640 576) + (pt 680 576) +) +(connector + (pt 472 128) + (pt 488 128) +) +(connector + (pt 208 128) + (pt 416 128) +) +(connector + (pt 416 128) + (pt 472 128) +) +(connector + (pt 456 176) + (pt 488 176) +) +(connector + (pt 208 176) + (pt 400 176) +) +(connector + (pt 400 176) + (pt 456 176) +) +(connector + (pt 440 224) + (pt 488 224) +) +(connector + (pt 208 224) + (pt 384 224) +) +(connector + (pt 384 224) + (pt 440 224) +) +(connector + (pt 424 272) + (pt 488 272) +) +(connector + (pt 208 272) + (pt 368 272) +) +(connector + (pt 368 272) + (pt 424 272) +) +(connector + (pt 408 320) + (pt 488 320) +) +(connector + (pt 208 320) + (pt 352 320) +) +(connector + (pt 352 320) + (pt 408 320) +) +(connector + (pt 392 368) + (pt 488 368) +) +(connector + (pt 208 368) + (pt 336 368) +) +(connector + (pt 336 368) + (pt 392 368) +) +(connector + (pt 208 480) + (pt 352 480) +) +(connector + (pt 352 480) + (pt 488 480) +) +(connector + (pt 208 448) + (pt 232 448) +) +(connector + (pt 232 448) + (pt 488 448) +) +(connector + (pt 208 80) + (pt 256 80) +) +(connector + (pt 256 80) + (pt 432 80) +) +(connector + (pt 432 80) + (pt 488 80) +) +(connector + (pt 208 416) + (pt 376 416) +) +(connector + (pt 376 416) + (pt 488 416) +) +(connector + (pt 376 352) + (pt 376 416) +) +(connector + (pt 376 416) + (pt 376 544) +) +(junction (pt 472 128)) +(junction (pt 456 176)) +(junction (pt 440 224)) +(junction (pt 424 272)) +(junction (pt 408 320)) +(junction (pt 392 368)) +(junction (pt 432 80)) +(junction (pt 416 128)) +(junction (pt 400 176)) +(junction (pt 384 224)) +(junction (pt 368 272)) +(junction (pt 352 320)) +(junction (pt 336 368)) +(junction (pt 352 480)) +(junction (pt 232 448)) +(junction (pt 256 80)) +(junction (pt 376 416)) diff --git a/shifter_8b/shifter_8b.bsf b/shifter_8b/shifter_8b.bsf new file mode 100644 index 0000000..0cebc72 --- /dev/null +++ b/shifter_8b/shifter_8b.bsf @@ -0,0 +1,183 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 16 16 112 272) + (text "shifter_8b" (rect 5 0 62 14)(font "Arial" (font_size 8))) + (text "inst" (rect 8 240 25 252)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "R" (rect 0 0 8 14)(font "Arial" (font_size 8))) + (text "R" (rect 21 27 29 41)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "A7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A7" (rect 21 43 37 57)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "A6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A6" (rect 21 59 37 73)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 0 80) + (input) + (text "A5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A5" (rect 21 75 37 89)(font "Arial" (font_size 8))) + (line (pt 0 80)(pt 16 80)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "A4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A4" (rect 21 91 37 105)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 0 112) + (input) + (text "A3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A3" (rect 21 107 37 121)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 1)) + ) + (port + (pt 0 128) + (input) + (text "A2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A2" (rect 21 123 37 137)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "A1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A1" (rect 21 139 37 153)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "A0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A0" (rect 21 155 37 169)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 16 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "L" (rect 0 0 7 14)(font "Arial" (font_size 8))) + (text "L" (rect 21 171 28 185)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 16 176)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "LM" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "LM" (rect 21 187 37 201)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 16 192)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "DM" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "DM" (rect 21 203 38 217)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "RM" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "RM" (rect 21 219 38 233)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 96 32) + (output) + (text "Y7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y7" (rect 59 27 75 41)(font "Arial" (font_size 8))) + (line (pt 96 32)(pt 80 32)(line_width 1)) + ) + (port + (pt 96 48) + (output) + (text "Y6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y6" (rect 59 43 75 57)(font "Arial" (font_size 8))) + (line (pt 96 48)(pt 80 48)(line_width 1)) + ) + (port + (pt 96 64) + (output) + (text "Y5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y5" (rect 59 59 75 73)(font "Arial" (font_size 8))) + (line (pt 96 64)(pt 80 64)(line_width 1)) + ) + (port + (pt 96 80) + (output) + (text "Y4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y4" (rect 59 75 75 89)(font "Arial" (font_size 8))) + (line (pt 96 80)(pt 80 80)(line_width 1)) + ) + (port + (pt 96 96) + (output) + (text "Y3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y3" (rect 59 91 75 105)(font "Arial" (font_size 8))) + (line (pt 96 96)(pt 80 96)(line_width 1)) + ) + (port + (pt 96 112) + (output) + (text "Y2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y2" (rect 59 107 75 121)(font "Arial" (font_size 8))) + (line (pt 96 112)(pt 80 112)(line_width 1)) + ) + (port + (pt 96 128) + (output) + (text "Y1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y1" (rect 59 123 75 137)(font "Arial" (font_size 8))) + (line (pt 96 128)(pt 80 128)(line_width 1)) + ) + (port + (pt 96 144) + (output) + (text "Y0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y0" (rect 59 139 75 153)(font "Arial" (font_size 8))) + (line (pt 96 144)(pt 80 144)(line_width 1)) + ) + (port + (pt 96 160) + (output) + (text "OF" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "OF" (rect 59 155 75 169)(font "Arial" (font_size 8))) + (line (pt 96 160)(pt 80 160)(line_width 1)) + ) + (drawing + (rectangle (rect 16 16 80 240)(line_width 1)) + ) +) diff --git a/shifter_8b/shifter_8b.done b/shifter_8b/shifter_8b.done new file mode 100644 index 0000000..142ff21 --- /dev/null +++ b/shifter_8b/shifter_8b.done @@ -0,0 +1 @@ +Mon Mar 07 10:37:45 2022 diff --git a/shifter_8b/shifter_8b.fit.rpt b/shifter_8b/shifter_8b.fit.rpt new file mode 100644 index 0000000..eff54a9 --- /dev/null +++ b/shifter_8b/shifter_8b.fit.rpt @@ -0,0 +1,1006 @@ +Fitter report for shifter_8b +Mon Mar 07 10:37:42 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. Incremental Compilation Preservation Summary + 6. Incremental Compilation Partition Settings + 7. Incremental Compilation Placement Preservation + 8. Pin-Out File + 9. Fitter Resource Usage Summary + 10. Input Pins + 11. Output Pins + 12. I/O Bank Usage + 13. All Package Pins + 14. Output Pin Default Load For Reported TCO + 15. Fitter Resource Utilization by Entity + 16. Delay Chain Summary + 17. Pad To Core Delay Chain Fanout + 18. Non-Global High Fan-Out Signals + 19. Interconnect Usage Summary + 20. LAB Logic Elements + 21. LAB Signals Sourced + 22. LAB Signals Sourced Out + 23. LAB Distinct Inputs + 24. Fitter Device Options + 25. Operating Settings and Conditions + 26. Estimated Delay Added for Hold Timing + 27. Advanced Data - General + 28. Advanced Data - Placement Preparation + 29. Advanced Data - Placement + 30. Advanced Data - Routing + 31. Fitter Messages + 32. Fitter Suppressed Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Mon Mar 07 10:37:42 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; shifter_8b ; +; Top-level Entity Name ; shifter_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Total logic elements ; 17 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 17 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 22 / 138 ( 16 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Device ; EP2C8Q208C8 ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Always Enable Input Buffers ; Off ; Off ; +; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Auto Merge PLLs ; On ; On ; +; Ignore PLL Mode When Merging PLLs ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ; +; Perform Register Duplication for Performance ; Off ; Off ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Physical Synthesis Effort Level ; Normal ; Normal ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 4 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; < 0.1% ; ++----------------------------+-------------+ + + ++----------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+--------------------+ +; Type ; Value ; ++-------------------------+--------------------+ +; Placement ; ; +; -- Requested ; 0 / 39 ( 0.00 % ) ; +; -- Achieved ; 0 / 39 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+--------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 39 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in D:/projects/quartus/shifter_8b/shifter_8b.pin. + + ++--------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+----------------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------------+ +; Total logic elements ; 17 / 8,256 ( < 1 % ) ; +; -- Combinational with no register ; 17 ; +; -- Register only ; 0 ; +; -- Combinational with a register ; 0 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 9 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; -- Register only ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 17 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers* ; 0 / 8,646 ( 0 % ) ; +; -- Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; -- I/O registers ; 0 / 390 ( 0 % ) ; +; ; ; +; Total LABs: partially or completely used ; 2 / 516 ( < 1 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 22 / 138 ( 16 % ) ; +; -- Clock pins ; 2 / 4 ( 50 % ) ; +; Global signals ; 0 ; +; M4Ks ; 0 / 36 ( 0 % ) ; +; Total block memory bits ; 0 / 165,888 ( 0 % ) ; +; Total block memory implementation bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; PLLs ; 0 / 2 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Peak interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Maximum fan-out node ; LM ; +; Maximum fan-out ; 9 ; +; Highest non-global fan-out signal ; LM ; +; Highest non-global fan-out ; 9 ; +; Total fan-out ; 69 ; +; Average fan-out ; 1.64 ; ++---------------------------------------------+----------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; A0 ; 60 ; 4 ; 3 ; 0 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A1 ; 23 ; 1 ; 0 ; 9 ; 0 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A2 ; 27 ; 1 ; 0 ; 9 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A3 ; 28 ; 1 ; 0 ; 9 ; 3 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A4 ; 4 ; 1 ; 0 ; 18 ; 3 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A5 ; 8 ; 1 ; 0 ; 17 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A6 ; 14 ; 1 ; 0 ; 14 ; 2 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A7 ; 15 ; 1 ; 0 ; 14 ; 3 ; 3 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; DM ; 35 ; 1 ; 0 ; 7 ; 1 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; L ; 199 ; 2 ; 3 ; 19 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; LM ; 57 ; 4 ; 1 ; 0 ; 2 ; 9 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; R ; 30 ; 1 ; 0 ; 8 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; RM ; 24 ; 1 ; 0 ; 9 ; 1 ; 9 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; OF ; 40 ; 1 ; 0 ; 5 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y0 ; 31 ; 1 ; 0 ; 8 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y1 ; 34 ; 1 ; 0 ; 7 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y2 ; 12 ; 1 ; 0 ; 16 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y3 ; 11 ; 1 ; 0 ; 16 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y4 ; 208 ; 2 ; 1 ; 19 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y5 ; 13 ; 1 ; 0 ; 16 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y6 ; 5 ; 1 ; 0 ; 17 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y7 ; 33 ; 1 ; 0 ; 8 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ + + ++------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+------------------+---------------+--------------+ +; 1 ; 20 / 32 ( 63 % ) ; 3.3V ; -- ; +; 2 ; 2 / 35 ( 6 % ) ; 3.3V ; -- ; +; 3 ; 1 / 35 ( 3 % ) ; 3.3V ; -- ; +; 4 ; 2 / 36 ( 6 % ) ; 3.3V ; -- ; ++----------+------------------+---------------+--------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; 1 ; 0 ; 1 ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 2 ; 1 ; 1 ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 3 ; 2 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 4 ; 3 ; 1 ; A4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 5 ; 4 ; 1 ; Y6 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 6 ; 5 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 7 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 8 ; 6 ; 1 ; A5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 10 ; 7 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 11 ; 8 ; 1 ; Y3 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 12 ; 9 ; 1 ; Y2 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 13 ; 10 ; 1 ; Y5 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 14 ; 18 ; 1 ; A6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 15 ; 19 ; 1 ; A7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 16 ; 20 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; 17 ; 21 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; 18 ; 22 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; 19 ; 23 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; 20 ; 24 ; 1 ; ^DATA0 ; input ; ; ; -- ; ; -- ; -- ; +; 21 ; 25 ; 1 ; ^DCLK ; ; ; ; -- ; ; -- ; -- ; +; 22 ; 26 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; 23 ; 27 ; 1 ; A1 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 24 ; 28 ; 1 ; RM ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 25 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 26 ; 29 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; 27 ; 30 ; 1 ; A2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 28 ; 31 ; 1 ; A3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 29 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 30 ; 32 ; 1 ; R ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 31 ; 33 ; 1 ; Y0 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 32 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 33 ; 35 ; 1 ; Y7 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 34 ; 36 ; 1 ; Y1 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 35 ; 37 ; 1 ; DM ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 36 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 37 ; 39 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 38 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 39 ; 43 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 40 ; 44 ; 1 ; OF ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 41 ; 45 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 42 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 43 ; 48 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 44 ; 49 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 45 ; 50 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 46 ; 51 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 47 ; 52 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 48 ; 53 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 49 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 50 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 51 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 52 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 53 ; ; ; VCCA_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 54 ; ; ; GNDA_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 55 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 56 ; 54 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 57 ; 55 ; 4 ; LM ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 58 ; 56 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 59 ; 57 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 60 ; 58 ; 4 ; A0 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 61 ; 59 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 62 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 63 ; 60 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 64 ; 61 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 65 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 66 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 67 ; 69 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 68 ; 70 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 69 ; 71 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 70 ; 74 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 71 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 72 ; 75 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 73 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 74 ; 76 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 75 ; 77 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 76 ; 78 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 77 ; 79 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 78 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 79 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 80 ; 82 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 81 ; 83 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 82 ; 84 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 83 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 84 ; 85 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 85 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 86 ; 86 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 87 ; 87 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 88 ; 88 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 89 ; 89 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 90 ; 90 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 91 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 92 ; 91 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 93 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 94 ; 92 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 95 ; 93 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 96 ; 94 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 97 ; 95 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 98 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 99 ; 96 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 100 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 101 ; 97 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 102 ; 98 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 103 ; 99 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 104 ; 100 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 105 ; 101 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 106 ; 102 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 107 ; 105 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 108 ; 106 ; 3 ; ~LVDS54p/nCEO~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 109 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 110 ; 107 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 111 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 112 ; 108 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 113 ; 109 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 114 ; 110 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 115 ; 112 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 116 ; 113 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 117 ; 114 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 118 ; 117 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 119 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 120 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 121 ; 121 ; 3 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; 122 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 123 ; 122 ; 3 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; 124 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 125 ; 123 ; 3 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; 126 ; 124 ; 3 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; 127 ; 125 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 128 ; 126 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 129 ; 127 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 130 ; 128 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 131 ; 129 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 132 ; 130 ; 3 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 133 ; 131 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 134 ; 132 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 135 ; 133 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 136 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 137 ; 134 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 138 ; 135 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 139 ; 136 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 140 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 141 ; 137 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 142 ; 138 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 143 ; 141 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 144 ; 142 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 145 ; 143 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 146 ; 149 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 147 ; 150 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 148 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 149 ; 151 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 150 ; 152 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 151 ; 153 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 152 ; 154 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 153 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 154 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 155 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 156 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 157 ; ; ; VCCA_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 158 ; ; ; GNDA_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 159 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 160 ; 155 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 161 ; 156 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 162 ; 157 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 163 ; 158 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 164 ; 159 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 165 ; 160 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 166 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 167 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 168 ; 161 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 169 ; 162 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 170 ; 163 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 171 ; 164 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 172 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 173 ; 165 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 174 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 175 ; 168 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 176 ; 169 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 177 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 178 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 179 ; 173 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 180 ; 174 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 181 ; 175 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 182 ; 176 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 183 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 184 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 185 ; 180 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 186 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 187 ; 181 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 188 ; 182 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 189 ; 183 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 190 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 191 ; 184 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 192 ; 185 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 193 ; 186 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 194 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 195 ; 187 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 196 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 197 ; 191 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 198 ; 192 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 199 ; 195 ; 2 ; L ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 200 ; 196 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 201 ; 197 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 202 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 203 ; 198 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 204 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 205 ; 199 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 206 ; 200 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 207 ; 201 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 208 ; 202 ; 2 ; Y4 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 3.3-V PCI ; 10 pF ; 25 Ohm (Parallel) ; +; 3.3-V PCI-X ; 10 pF ; 25 Ohm (Parallel) ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential SSTL-2 ; 0 pF ; (See SSTL-2) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; Simple RSDS ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------+--------------+ +; |shifter_8b ; 17 (1) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 22 ; 0 ; 17 (1) ; 0 (0) ; 0 (0) ; |shifter_8b ; work ; +; |triple_selector_8b:inst| ; 16 (16) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; 16 (16) ; 0 (0) ; 0 (0) ; |shifter_8b|triple_selector_8b:inst ; work ; ++------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Y0 ; Output ; -- ; -- ; -- ; -- ; +; Y1 ; Output ; -- ; -- ; -- ; -- ; +; Y2 ; Output ; -- ; -- ; -- ; -- ; +; Y3 ; Output ; -- ; -- ; -- ; -- ; +; Y4 ; Output ; -- ; -- ; -- ; -- ; +; Y5 ; Output ; -- ; -- ; -- ; -- ; +; Y6 ; Output ; -- ; -- ; -- ; -- ; +; Y7 ; Output ; -- ; -- ; -- ; -- ; +; OF ; Output ; -- ; -- ; -- ; -- ; +; A0 ; Input ; 6 ; 6 ; -- ; -- ; +; L ; Input ; 6 ; 6 ; -- ; -- ; +; LM ; Input ; 6 ; 6 ; -- ; -- ; +; DM ; Input ; 6 ; 6 ; -- ; -- ; +; A1 ; Input ; 0 ; 0 ; -- ; -- ; +; RM ; Input ; 0 ; 0 ; -- ; -- ; +; A2 ; Input ; 0 ; 0 ; -- ; -- ; +; A3 ; Input ; 0 ; 0 ; -- ; -- ; +; A4 ; Input ; 6 ; 6 ; -- ; -- ; +; A5 ; Input ; 6 ; 6 ; -- ; -- ; +; A6 ; Input ; 6 ; 6 ; -- ; -- ; +; A7 ; Input ; 6 ; 6 ; -- ; -- ; +; R ; Input ; 6 ; 6 ; -- ; -- ; ++------+----------+---------------+---------------+-----------------------+-----+ + + ++-----------------------------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++-----------------------------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++-----------------------------------------+-------------------+---------+ +; A0 ; ; ; +; - triple_selector_8b:inst|inst3~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst7~0 ; 1 ; 6 ; +; - inst3 ; 1 ; 6 ; +; L ; ; ; +; - triple_selector_8b:inst|inst3~0 ; 0 ; 6 ; +; LM ; ; ; +; - triple_selector_8b:inst|inst3~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst7~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst11~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst15~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst19~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst23~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst27~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst31~0 ; 1 ; 6 ; +; - inst3 ; 1 ; 6 ; +; DM ; ; ; +; - triple_selector_8b:inst|inst3~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst7~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst11~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst15~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst19~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst23~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst27~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst31~0 ; 1 ; 6 ; +; A1 ; ; ; +; RM ; ; ; +; A2 ; ; ; +; A3 ; ; ; +; A4 ; ; ; +; - triple_selector_8b:inst|inst15 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst19~0 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst23~0 ; 1 ; 6 ; +; A5 ; ; ; +; - triple_selector_8b:inst|inst19 ; 0 ; 6 ; +; - triple_selector_8b:inst|inst23~0 ; 0 ; 6 ; +; - triple_selector_8b:inst|inst27~0 ; 0 ; 6 ; +; A6 ; ; ; +; - triple_selector_8b:inst|inst23 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst27~0 ; 0 ; 6 ; +; - triple_selector_8b:inst|inst31~0 ; 0 ; 6 ; +; A7 ; ; ; +; - triple_selector_8b:inst|inst27 ; 1 ; 6 ; +; - triple_selector_8b:inst|inst31~0 ; 1 ; 6 ; +; - inst3 ; 1 ; 6 ; +; R ; ; ; +; - triple_selector_8b:inst|inst31 ; 0 ; 6 ; ++-----------------------------------------+-------------------+---------+ + + ++--------------------------------------------+ +; Non-Global High Fan-Out Signals ; ++----------------------------------+---------+ +; Name ; Fan-Out ; ++----------------------------------+---------+ +; RM ; 9 ; +; LM ; 9 ; +; DM ; 8 ; +; A7 ; 3 ; +; A6 ; 3 ; +; A5 ; 3 ; +; A4 ; 3 ; +; A3 ; 3 ; +; A2 ; 3 ; +; A1 ; 3 ; +; A0 ; 3 ; +; R ; 1 ; +; L ; 1 ; +; inst3 ; 1 ; +; triple_selector_8b:inst|inst31 ; 1 ; +; triple_selector_8b:inst|inst31~0 ; 1 ; +; triple_selector_8b:inst|inst27 ; 1 ; +; triple_selector_8b:inst|inst27~0 ; 1 ; +; triple_selector_8b:inst|inst23 ; 1 ; +; triple_selector_8b:inst|inst23~0 ; 1 ; +; triple_selector_8b:inst|inst19 ; 1 ; +; triple_selector_8b:inst|inst19~0 ; 1 ; +; triple_selector_8b:inst|inst15 ; 1 ; +; triple_selector_8b:inst|inst15~0 ; 1 ; +; triple_selector_8b:inst|inst11 ; 1 ; +; triple_selector_8b:inst|inst11~0 ; 1 ; +; triple_selector_8b:inst|inst7 ; 1 ; +; triple_selector_8b:inst|inst7~0 ; 1 ; +; triple_selector_8b:inst|inst3 ; 1 ; +; triple_selector_8b:inst|inst3~0 ; 1 ; ++----------------------------------+---------+ + + ++----------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+-----------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+-----------------------+ +; Block interconnects ; 26 / 26,052 ( < 1 % ) ; +; C16 interconnects ; 2 / 1,156 ( < 1 % ) ; +; C4 interconnects ; 30 / 17,952 ( < 1 % ) ; +; Direct links ; 0 / 26,052 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; Local interconnects ; 7 / 8,256 ( < 1 % ) ; +; R24 interconnects ; 0 / 1,020 ( 0 % ) ; +; R4 interconnects ; 6 / 22,440 ( < 1 % ) ; ++----------------------------+-----------------------+ + + ++--------------------------------------------------------------------------+ +; LAB Logic Elements ; ++--------------------------------------------+-----------------------------+ +; Number of Logic Elements (Average = 8.50) ; Number of LABs (Total = 2) ; ++--------------------------------------------+-----------------------------+ +; 1 ; 1 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++--------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++---------------------------------------------+-----------------------------+ +; Number of Signals Sourced (Average = 8.50) ; Number of LABs (Total = 2) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 1 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-----------------------------+ +; Number of Signals Sourced Out (Average = 5.00) ; Number of LABs (Total = 2) ; ++-------------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 1 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 1 ; ++-------------------------------------------------+-----------------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++---------------------------------------------+-----------------------------+ +; Number of Distinct Inputs (Average = 7.50) ; Number of LABs (Total = 2) ; ++---------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 1 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Active Serial ; +; Error detection CRC ; Off ; +; nCEO ; As output driving ground ; +; ASDO,nCSO ; As input tri-stated ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-----------------+----------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-----------------+----------------------+-------------------+ + + ++----------------------------+ +; Advanced Data - General ; ++--------------------+-------+ +; Name ; Value ; ++--------------------+-------+ +; Status Code ; 0 ; +; Desired User Slack ; 0 ; +; Fit Attempts ; 1 ; ++--------------------+-------+ + + ++-------------------------------------------------------------------------------+ +; Advanced Data - Placement Preparation ; ++------------------------------------------------------------------+------------+ +; Name ; Value ; ++------------------------------------------------------------------+------------+ +; Auto Fit Point 1 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Internal Atom Count - Fit Attempt 1 ; 18 ; +; LE/ALM Count - Fit Attempt 1 ; 18 ; +; LAB Count - Fit Attempt 1 ; 3 ; +; Outputs per Lab - Fit Attempt 1 ; 3.333 ; +; Inputs per LAB - Fit Attempt 1 ; 5.000 ; +; Global Inputs per LAB - Fit Attempt 1 ; 0.000 ; +; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'non-global controls' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'non-global + aclr' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'global controls' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'aclr constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'has placement constraint' - Fit Attempt 1 ; 0:3 ; +; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1 ; 0:1;1:2 ; +; LEs in Chains - Fit Attempt 1 ; 0 ; +; LEs in Long Chains - Fit Attempt 1 ; 0 ; +; LABs with Chains - Fit Attempt 1 ; 0 ; +; LABs with Multiple Chains - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; +; Time in tsm_tan.dll - Fit Attempt 1 ; 0.016 ; ++------------------------------------------------------------------+------------+ + + ++-------------------------------------------------+ +; Advanced Data - Placement ; ++------------------------------------+------------+ +; Name ; Value ; ++------------------------------------+------------+ +; Auto Fit Point 2 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Late Slack - Fit Attempt 1 ; 2147483639 ; +; Peak Regional Wire - Fit Attempt 1 ; 0.000 ; +; Auto Fit Point 7 - Fit Attempt 1 ; ff ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+------------+ + + ++--------------------------------------------------+ +; Advanced Data - Routing ; ++------------------------------------+-------------+ +; Name ; Value ; ++------------------------------------+-------------+ +; Early Slack - Fit Attempt 1 ; 2147483639 ; +; Early Wire Use - Fit Attempt 1 ; 0 ; +; Peak Regional Wire - Fit Attempt 1 ; 1 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Late Slack - Fit Attempt 1 ; -2147483648 ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+-------------+ + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:37:41 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Selected device EP2C8Q208C8 for design "shifter_8b" +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP2C5Q208C8 is compatible + Info: Device EP2C5Q208I8 is compatible + Info: Device EP2C8Q208I8 is compatible +Info: Fitter converted 3 user pins into dedicated programming pins + Info: Pin ~ASDO~ is reserved at location 1 + Info: Pin ~nCSO~ is reserved at location 2 + Info: Pin ~LVDS54p/nCEO~ is reserved at location 108 +Warning: No exact pin location assignment(s) for 22 pins of 22 total pins + Info: Pin Y0 not assigned to an exact location on the device + Info: Pin Y1 not assigned to an exact location on the device + Info: Pin Y2 not assigned to an exact location on the device + Info: Pin Y3 not assigned to an exact location on the device + Info: Pin Y4 not assigned to an exact location on the device + Info: Pin Y5 not assigned to an exact location on the device + Info: Pin Y6 not assigned to an exact location on the device + Info: Pin Y7 not assigned to an exact location on the device + Info: Pin OF not assigned to an exact location on the device + Info: Pin A0 not assigned to an exact location on the device + Info: Pin L not assigned to an exact location on the device + Info: Pin LM not assigned to an exact location on the device + Info: Pin DM not assigned to an exact location on the device + Info: Pin A1 not assigned to an exact location on the device + Info: Pin RM not assigned to an exact location on the device + Info: Pin A2 not assigned to an exact location on the device + Info: Pin A3 not assigned to an exact location on the device + Info: Pin A4 not assigned to an exact location on the device + Info: Pin A5 not assigned to an exact location on the device + Info: Pin A6 not assigned to an exact location on the device + Info: Pin A7 not assigned to an exact location on the device + Info: Pin R not assigned to an exact location on the device +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time. +Info: Starting register packing +Info: Finished register packing + Extra Info: No registers were packed into other blocks +Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement + Info: Number of I/O pins in group: 22 (unused VREF, 3.3V VCCIO, 13 input, 9 output, 0 bidirectional) + Info: I/O standards used: 3.3-V LVTTL. +Info: I/O bank details before I/O pin placement + Info: Statistics of I/O banks + Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available + Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available + Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available + Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available +Info: Fitter preparation operations ending: elapsed time is 00:00:01 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Average interconnect usage is 0% of the available device resources + Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y10 to location X10_Y19 +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped + Info: Optimizations that may affect the design's timing were skipped +Info: Started post-fitting delay annotation +Warning: Found 9 output pins without output pin load capacitance assignment + Info: Pin "Y0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "OF" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis +Info: Delay annotation completed successfully +Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'. +Info: Generated suppressed messages file D:/projects/quartus/shifter_8b/shifter_8b.fit.smsg +Info: Quartus II Fitter was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 306 megabytes + Info: Processing ended: Mon Mar 07 10:37:42 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + ++----------------------------+ +; Fitter Suppressed Messages ; ++----------------------------+ +The suppressed messages can be found in D:/projects/quartus/shifter_8b/shifter_8b.fit.smsg. + + diff --git a/shifter_8b/shifter_8b.fit.smsg b/shifter_8b/shifter_8b.fit.smsg new file mode 100644 index 0000000..14764e7 --- /dev/null +++ b/shifter_8b/shifter_8b.fit.smsg @@ -0,0 +1,6 @@ +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks diff --git a/shifter_8b/shifter_8b.fit.summary b/shifter_8b/shifter_8b.fit.summary new file mode 100644 index 0000000..1faa531 --- /dev/null +++ b/shifter_8b/shifter_8b.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Mon Mar 07 10:37:42 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : shifter_8b +Top-level Entity Name : shifter_8b +Family : Cyclone II +Device : EP2C8Q208C8 +Timing Models : Final +Total logic elements : 17 / 8,256 ( < 1 % ) + Total combinational functions : 17 / 8,256 ( < 1 % ) + Dedicated logic registers : 0 / 8,256 ( 0 % ) +Total registers : 0 +Total pins : 22 / 138 ( 16 % ) +Total virtual pins : 0 +Total memory bits : 0 / 165,888 ( 0 % ) +Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % ) +Total PLLs : 0 / 2 ( 0 % ) diff --git a/shifter_8b/shifter_8b.flow.rpt b/shifter_8b/shifter_8b.flow.rpt new file mode 100644 index 0000000..a6e5837 --- /dev/null +++ b/shifter_8b/shifter_8b.flow.rpt @@ -0,0 +1,120 @@ +Flow report for shifter_8b +Mon Mar 07 10:37:44 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Mon Mar 07 10:37:44 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; shifter_8b ; +; Top-level Entity Name ; shifter_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Met timing requirements ; Yes ; +; Total logic elements ; 17 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 17 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 22 / 138 ( 16 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 03/07/2022 10:37:40 ; +; Main task ; Compilation ; +; Revision Name ; shifter_8b ; ++-------------------+---------------------+ + + ++---------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 220283517943889.164662066022984 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:00 ; 1.0 ; 245 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 306 MB ; 00:00:01 ; +; Assembler ; 00:00:01 ; 1.0 ; 241 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Total ; 00:00:02 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b +quartus_fit --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b +quartus_asm --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b +quartus_tan --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b --timing_analysis_only + + + diff --git a/shifter_8b/shifter_8b.map.rpt b/shifter_8b/shifter_8b.map.rpt new file mode 100644 index 0000000..98de55c --- /dev/null +++ b/shifter_8b/shifter_8b.map.rpt @@ -0,0 +1,223 @@ +Analysis & Synthesis report for shifter_8b +Mon Mar 07 10:37:40 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Mon Mar 07 10:37:40 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; shifter_8b ; +; Top-level Entity Name ; shifter_8b ; +; Family ; Cyclone II ; +; Total logic elements ; 17 ; +; Total combinational functions ; 17 ; +; Dedicated logic registers ; 0 ; +; Total registers ; 0 ; +; Total pins ; 22 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 0 ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP2C8Q208C8 ; ; +; Top-level entity name ; shifter_8b ; shifter_8b ; +; Family name ; Cyclone II ; Stratix II ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Optimization Technique ; Balanced ; Balanced ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++--------------------------------------------------------------+--------------------+--------------------+ + + ++-------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------+ +; shifter_8b.bdf ; yes ; User Block Diagram/Schematic File ; D:/projects/quartus/shifter_8b/shifter_8b.bdf ; +; triple_selector_8b.bdf ; yes ; Auto-Found Block Diagram/Schematic File ; D:/projects/quartus/shifter_8b/triple_selector_8b.bdf ; ++----------------------------------+-----------------+------------------------------------------+-------------------------------------------------------+ + + ++-----------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+-------+ +; Resource ; Usage ; ++---------------------------------------------+-------+ +; Estimated Total logic elements ; 17 ; +; ; ; +; Total combinational functions ; 17 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 9 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 17 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers ; 0 ; +; -- Dedicated logic registers ; 0 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 22 ; +; Maximum fan-out node ; LM ; +; Maximum fan-out ; 9 ; +; Total fan-out ; 69 ; +; Average fan-out ; 1.77 ; ++---------------------------------------------+-------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+ +; |shifter_8b ; 17 (1) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 22 ; 0 ; |shifter_8b ; work ; +; |triple_selector_8b:inst| ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |shifter_8b|triple_selector_8b:inst ; work ; ++------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 0 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 0 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:37:40 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off shifter_8b -c shifter_8b +Info: Found 1 design units, including 1 entities, in source file shifter_8b.bdf + Info: Found entity 1: shifter_8b +Info: Elaborating entity "shifter_8b" for the top level hierarchy +Warning: Using design file triple_selector_8b.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project + Info: Found entity 1: triple_selector_8b +Info: Elaborating entity "triple_selector_8b" for hierarchy "triple_selector_8b:inst" +Info: Implemented 39 device resources after synthesis - the final resource count might be different + Info: Implemented 13 input pins + Info: Implemented 9 output pins + Info: Implemented 17 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning + Info: Peak virtual memory: 249 megabytes + Info: Processing ended: Mon Mar 07 10:37:40 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/shifter_8b/shifter_8b.map.summary b/shifter_8b/shifter_8b.map.summary new file mode 100644 index 0000000..757ffe6 --- /dev/null +++ b/shifter_8b/shifter_8b.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Mon Mar 07 10:37:40 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : shifter_8b +Top-level Entity Name : shifter_8b +Family : Cyclone II +Total logic elements : 17 + Total combinational functions : 17 + Dedicated logic registers : 0 +Total registers : 0 +Total pins : 22 +Total virtual pins : 0 +Total memory bits : 0 +Embedded Multiplier 9-bit elements : 0 +Total PLLs : 0 diff --git a/shifter_8b/shifter_8b.pin b/shifter_8b/shifter_8b.pin new file mode 100644 index 0000000..66321e7 --- /dev/null +++ b/shifter_8b/shifter_8b.pin @@ -0,0 +1,278 @@ + -- Copyright (C) 1991-2009 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks (Bank 13, 14, 15, 16 and 17), + -- connect each pin marked GND* either individually through a 10k Ohm resistor + -- to GND or tie all pins together and connect through a single 10k Ohm resistor + -- to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +CHIP "shifter_8b" ASSIGNED TO AN: EP2C8Q208C8 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 1 : input : 3.3-V LVTTL : : 1 : N +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 2 : input : 3.3-V LVTTL : : 1 : N +GND* : 3 : : : : 1 : +A4 : 4 : input : 3.3-V LVTTL : : 1 : N +Y6 : 5 : output : 3.3-V LVTTL : : 1 : N +GND* : 6 : : : : 1 : +VCCIO1 : 7 : power : : 3.3V : 1 : +A5 : 8 : input : 3.3-V LVTTL : : 1 : N +GND : 9 : gnd : : : : +GND* : 10 : : : : 1 : +Y3 : 11 : output : 3.3-V LVTTL : : 1 : N +Y2 : 12 : output : 3.3-V LVTTL : : 1 : N +Y5 : 13 : output : 3.3-V LVTTL : : 1 : N +A6 : 14 : input : 3.3-V LVTTL : : 1 : N +A7 : 15 : input : 3.3-V LVTTL : : 1 : N +TDO : 16 : output : : : 1 : +TMS : 17 : input : : : 1 : +TCK : 18 : input : : : 1 : +TDI : 19 : input : : : 1 : +DATA0 : 20 : input : : : 1 : +DCLK : 21 : : : : 1 : +nCE : 22 : : : : 1 : +A1 : 23 : input : 3.3-V LVTTL : : 1 : N +RM : 24 : input : 3.3-V LVTTL : : 1 : N +GND : 25 : gnd : : : : +nCONFIG : 26 : : : : 1 : +A2 : 27 : input : 3.3-V LVTTL : : 1 : N +A3 : 28 : input : 3.3-V LVTTL : : 1 : N +VCCIO1 : 29 : power : : 3.3V : 1 : +R : 30 : input : 3.3-V LVTTL : : 1 : N +Y0 : 31 : output : 3.3-V LVTTL : : 1 : N +VCCINT : 32 : power : : 1.2V : : +Y7 : 33 : output : 3.3-V LVTTL : : 1 : N +Y1 : 34 : output : 3.3-V LVTTL : : 1 : N +DM : 35 : input : 3.3-V LVTTL : : 1 : N +GND : 36 : gnd : : : : +GND* : 37 : : : : 1 : +GND : 38 : gnd : : : : +GND* : 39 : : : : 1 : +OF : 40 : output : 3.3-V LVTTL : : 1 : N +GND* : 41 : : : : 1 : +VCCIO1 : 42 : power : : 3.3V : 1 : +GND* : 43 : : : : 1 : +GND* : 44 : : : : 1 : +GND* : 45 : : : : 1 : +GND* : 46 : : : : 1 : +GND* : 47 : : : : 1 : +GND* : 48 : : : : 1 : +GND : 49 : gnd : : : : +GND_PLL1 : 50 : gnd : : : : +VCCD_PLL1 : 51 : power : : 1.2V : : +GND_PLL1 : 52 : gnd : : : : +VCCA_PLL1 : 53 : power : : 1.2V : : +GNDA_PLL1 : 54 : gnd : : : : +GND : 55 : gnd : : : : +GND* : 56 : : : : 4 : +LM : 57 : input : 3.3-V LVTTL : : 4 : N +GND* : 58 : : : : 4 : +GND* : 59 : : : : 4 : +A0 : 60 : input : 3.3-V LVTTL : : 4 : N +GND* : 61 : : : : 4 : +VCCIO4 : 62 : power : : 3.3V : 4 : +GND* : 63 : : : : 4 : +GND* : 64 : : : : 4 : +GND : 65 : gnd : : : : +VCCINT : 66 : power : : 1.2V : : +GND* : 67 : : : : 4 : +GND* : 68 : : : : 4 : +GND* : 69 : : : : 4 : +GND* : 70 : : : : 4 : +VCCIO4 : 71 : power : : 3.3V : 4 : +GND* : 72 : : : : 4 : +GND : 73 : gnd : : : : +GND* : 74 : : : : 4 : +GND* : 75 : : : : 4 : +GND* : 76 : : : : 4 : +GND* : 77 : : : : 4 : +GND : 78 : gnd : : : : +VCCINT : 79 : power : : 1.2V : : +GND* : 80 : : : : 4 : +GND* : 81 : : : : 4 : +GND* : 82 : : : : 4 : +VCCIO4 : 83 : power : : 3.3V : 4 : +GND* : 84 : : : : 4 : +GND : 85 : gnd : : : : +GND* : 86 : : : : 4 : +GND* : 87 : : : : 4 : +GND* : 88 : : : : 4 : +GND* : 89 : : : : 4 : +GND* : 90 : : : : 4 : +VCCIO4 : 91 : power : : 3.3V : 4 : +GND* : 92 : : : : 4 : +GND : 93 : gnd : : : : +GND* : 94 : : : : 4 : +GND* : 95 : : : : 4 : +GND* : 96 : : : : 4 : +GND* : 97 : : : : 4 : +VCCIO4 : 98 : power : : 3.3V : 4 : +GND* : 99 : : : : 4 : +GND : 100 : gnd : : : : +GND* : 101 : : : : 4 : +GND* : 102 : : : : 4 : +GND* : 103 : : : : 4 : +GND* : 104 : : : : 4 : +GND* : 105 : : : : 3 : +GND* : 106 : : : : 3 : +GND* : 107 : : : : 3 : +~LVDS54p/nCEO~ : 108 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 109 : power : : 3.3V : 3 : +GND* : 110 : : : : 3 : +GND : 111 : gnd : : : : +GND* : 112 : : : : 3 : +GND* : 113 : : : : 3 : +GND* : 114 : : : : 3 : +GND* : 115 : : : : 3 : +GND* : 116 : : : : 3 : +GND* : 117 : : : : 3 : +GND* : 118 : : : : 3 : +GND : 119 : gnd : : : : +VCCINT : 120 : power : : 1.2V : : +nSTATUS : 121 : : : : 3 : +VCCIO3 : 122 : power : : 3.3V : 3 : +CONF_DONE : 123 : : : : 3 : +GND : 124 : gnd : : : : +MSEL1 : 125 : : : : 3 : +MSEL0 : 126 : : : : 3 : +GND* : 127 : : : : 3 : +GND* : 128 : : : : 3 : +GND+ : 129 : : : : 3 : +GND+ : 130 : : : : 3 : +GND+ : 131 : : : : 3 : +GND+ : 132 : : : : 3 : +GND* : 133 : : : : 3 : +GND* : 134 : : : : 3 : +GND* : 135 : : : : 3 : +VCCIO3 : 136 : power : : 3.3V : 3 : +GND* : 137 : : : : 3 : +GND* : 138 : : : : 3 : +GND* : 139 : : : : 3 : +GND : 140 : gnd : : : : +GND* : 141 : : : : 3 : +GND* : 142 : : : : 3 : +GND* : 143 : : : : 3 : +GND* : 144 : : : : 3 : +GND* : 145 : : : : 3 : +GND* : 146 : : : : 3 : +GND* : 147 : : : : 3 : +VCCIO3 : 148 : power : : 3.3V : 3 : +GND* : 149 : : : : 3 : +GND* : 150 : : : : 3 : +GND* : 151 : : : : 3 : +GND* : 152 : : : : 3 : +GND : 153 : gnd : : : : +GND_PLL2 : 154 : gnd : : : : +VCCD_PLL2 : 155 : power : : 1.2V : : +GND_PLL2 : 156 : gnd : : : : +VCCA_PLL2 : 157 : power : : 1.2V : : +GNDA_PLL2 : 158 : gnd : : : : +GND : 159 : gnd : : : : +GND* : 160 : : : : 2 : +GND* : 161 : : : : 2 : +GND* : 162 : : : : 2 : +GND* : 163 : : : : 2 : +GND* : 164 : : : : 2 : +GND* : 165 : : : : 2 : +VCCIO2 : 166 : power : : 3.3V : 2 : +GND : 167 : gnd : : : : +GND* : 168 : : : : 2 : +GND* : 169 : : : : 2 : +GND* : 170 : : : : 2 : +GND* : 171 : : : : 2 : +VCCIO2 : 172 : power : : 3.3V : 2 : +GND* : 173 : : : : 2 : +GND : 174 : gnd : : : : +GND* : 175 : : : : 2 : +GND* : 176 : : : : 2 : +GND : 177 : gnd : : : : +VCCINT : 178 : power : : 1.2V : : +GND* : 179 : : : : 2 : +GND* : 180 : : : : 2 : +GND* : 181 : : : : 2 : +GND* : 182 : : : : 2 : +VCCIO2 : 183 : power : : 3.3V : 2 : +GND : 184 : gnd : : : : +GND* : 185 : : : : 2 : +GND : 186 : gnd : : : : +GND* : 187 : : : : 2 : +GND* : 188 : : : : 2 : +GND* : 189 : : : : 2 : +VCCINT : 190 : power : : 1.2V : : +GND* : 191 : : : : 2 : +GND* : 192 : : : : 2 : +GND* : 193 : : : : 2 : +VCCIO2 : 194 : power : : 3.3V : 2 : +GND* : 195 : : : : 2 : +GND : 196 : gnd : : : : +GND* : 197 : : : : 2 : +GND* : 198 : : : : 2 : +L : 199 : input : 3.3-V LVTTL : : 2 : N +GND* : 200 : : : : 2 : +GND* : 201 : : : : 2 : +VCCIO2 : 202 : power : : 3.3V : 2 : +GND* : 203 : : : : 2 : +GND : 204 : gnd : : : : +GND* : 205 : : : : 2 : +GND* : 206 : : : : 2 : +GND* : 207 : : : : 2 : +Y4 : 208 : output : 3.3-V LVTTL : : 2 : N diff --git a/shifter_8b/shifter_8b.pof b/shifter_8b/shifter_8b.pof new file mode 100644 index 0000000..abb0733 Binary files /dev/null and b/shifter_8b/shifter_8b.pof differ diff --git a/shifter_8b/shifter_8b.qpf b/shifter_8b/shifter_8b.qpf new file mode 100644 index 0000000..2f3b44e --- /dev/null +++ b/shifter_8b/shifter_8b.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:34:26 March 07, 2022 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "9.0" +DATE = "10:34:26 March 07, 2022" + +# Revisions + +PROJECT_REVISION = "shifter_8b" diff --git a/shifter_8b/shifter_8b.qsf b/shifter_8b/shifter_8b.qsf new file mode 100644 index 0000000..fd6e762 --- /dev/null +++ b/shifter_8b/shifter_8b.qsf @@ -0,0 +1,53 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:34:26 March 07, 2022 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# shifter_8b_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Cyclone II" +set_global_assignment -name DEVICE EP2C8Q208C8 +set_global_assignment -name TOP_LEVEL_ENTITY shifter_8b +set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:34:26 MARCH 07, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name BDF_FILE shifter_8b.bdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" \ No newline at end of file diff --git a/shifter_8b/shifter_8b.sof b/shifter_8b/shifter_8b.sof new file mode 100644 index 0000000..c92b76c Binary files /dev/null and b/shifter_8b/shifter_8b.sof differ diff --git a/shifter_8b/shifter_8b.tan.rpt b/shifter_8b/shifter_8b.tan.rpt new file mode 100644 index 0000000..2966b5c --- /dev/null +++ b/shifter_8b/shifter_8b.tan.rpt @@ -0,0 +1,178 @@ +Classic Timing Analyzer report for shifter_8b +Mon Mar 07 10:37:44 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Parallel Compilation + 5. tpd + 6. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Worst-case tpd ; N/A ; None ; 13.320 ns ; DM ; Y7 ; -- ; -- ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 0 ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Device Name ; EP2C8Q208C8 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; Off ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 1 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; 0.0% ; ++----------------------------+-------------+ + + ++---------------------------------------------------------+ +; tpd ; ++-------+-------------------+-----------------+------+----+ +; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; ++-------+-------------------+-----------------+------+----+ +; N/A ; None ; 13.320 ns ; DM ; Y7 ; +; N/A ; None ; 13.225 ns ; DM ; Y4 ; +; N/A ; None ; 13.207 ns ; LM ; Y7 ; +; N/A ; None ; 13.153 ns ; LM ; Y0 ; +; N/A ; None ; 13.128 ns ; LM ; Y4 ; +; N/A ; None ; 13.029 ns ; A0 ; Y1 ; +; N/A ; None ; 13.020 ns ; DM ; Y1 ; +; N/A ; None ; 12.918 ns ; LM ; Y1 ; +; N/A ; None ; 12.906 ns ; A4 ; Y4 ; +; N/A ; None ; 12.900 ns ; DM ; Y2 ; +; N/A ; None ; 12.874 ns ; A0 ; OF ; +; N/A ; None ; 12.848 ns ; A0 ; Y0 ; +; N/A ; None ; 12.834 ns ; DM ; Y0 ; +; N/A ; None ; 12.817 ns ; L ; Y0 ; +; N/A ; None ; 12.816 ns ; LM ; Y6 ; +; N/A ; None ; 12.787 ns ; LM ; Y2 ; +; N/A ; None ; 12.752 ns ; LM ; Y5 ; +; N/A ; None ; 12.542 ns ; A7 ; Y7 ; +; N/A ; None ; 12.524 ns ; DM ; Y3 ; +; N/A ; None ; 12.450 ns ; LM ; OF ; +; N/A ; None ; 12.431 ns ; LM ; Y3 ; +; N/A ; None ; 12.272 ns ; A6 ; Y7 ; +; N/A ; None ; 12.211 ns ; A5 ; Y6 ; +; N/A ; None ; 12.184 ns ; A4 ; Y5 ; +; N/A ; None ; 12.155 ns ; A5 ; Y5 ; +; N/A ; None ; 12.007 ns ; DM ; Y6 ; +; N/A ; None ; 11.961 ns ; A5 ; Y4 ; +; N/A ; None ; 11.952 ns ; DM ; Y5 ; +; N/A ; None ; 11.780 ns ; A7 ; OF ; +; N/A ; None ; 11.520 ns ; A4 ; Y3 ; +; N/A ; None ; 11.436 ns ; A6 ; Y6 ; +; N/A ; None ; 11.309 ns ; R ; Y7 ; +; N/A ; None ; 11.123 ns ; A6 ; Y5 ; +; N/A ; None ; 11.097 ns ; A7 ; Y6 ; +; N/A ; None ; 8.432 ns ; A1 ; Y1 ; +; N/A ; None ; 8.391 ns ; A3 ; Y4 ; +; N/A ; None ; 8.283 ns ; A2 ; Y2 ; +; N/A ; None ; 8.057 ns ; A1 ; Y2 ; +; N/A ; None ; 7.922 ns ; A2 ; Y3 ; +; N/A ; None ; 7.852 ns ; A2 ; Y1 ; +; N/A ; None ; 7.752 ns ; RM ; OF ; +; N/A ; None ; 7.697 ns ; A3 ; Y3 ; +; N/A ; None ; 7.656 ns ; RM ; Y1 ; +; N/A ; None ; 7.645 ns ; RM ; Y0 ; +; N/A ; None ; 7.558 ns ; A1 ; Y0 ; +; N/A ; None ; 7.441 ns ; RM ; Y4 ; +; N/A ; None ; 7.348 ns ; RM ; Y3 ; +; N/A ; None ; 7.270 ns ; A3 ; Y2 ; +; N/A ; None ; 7.067 ns ; RM ; Y5 ; +; N/A ; None ; 7.062 ns ; RM ; Y6 ; +; N/A ; None ; 7.054 ns ; RM ; Y2 ; +; N/A ; None ; 5.826 ns ; RM ; Y7 ; ++-------+-------------------+-----------------+------+----+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:37:44 2022 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off shifter_8b -c shifter_8b --timing_analysis_only +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Longest tpd from source pin "DM" to destination pin "Y7" is 13.320 ns + Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_35; Fanout = 8; PIN Node = 'DM' + Info: 2: + IC(6.057 ns) + CELL(0.650 ns) = 7.692 ns; Loc. = LCCOMB_X1_Y14_N20; Fanout = 1; COMB Node = 'triple_selector_8b:inst|inst31~0' + Info: 3: + IC(1.286 ns) + CELL(0.319 ns) = 9.297 ns; Loc. = LCCOMB_X1_Y9_N16; Fanout = 1; COMB Node = 'triple_selector_8b:inst|inst31' + Info: 4: + IC(0.927 ns) + CELL(3.096 ns) = 13.320 ns; Loc. = PIN_33; Fanout = 0; PIN Node = 'Y7' + Info: Total cell delay = 5.050 ns ( 37.91 % ) + Info: Total interconnect delay = 8.270 ns ( 62.09 % ) +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 212 megabytes + Info: Processing ended: Mon Mar 07 10:37:44 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/shifter_8b/shifter_8b.tan.summary b/shifter_8b/shifter_8b.tan.summary new file mode 100644 index 0000000..9c295bb --- /dev/null +++ b/shifter_8b/shifter_8b.tan.summary @@ -0,0 +1,26 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tpd +Slack : N/A +Required Time : None +Actual Time : 13.320 ns +From : DM +To : Y7 +From Clock : -- +To Clock : -- +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- + diff --git a/shifter_8b/triple_selector_8b.bdf b/shifter_8b/triple_selector_8b.bdf new file mode 100644 index 0000000..8eca736 --- /dev/null +++ b/shifter_8b/triple_selector_8b.bdf @@ -0,0 +1,2247 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 16 1032 184 1048) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1080 184 1096) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1128 184 1144) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C0" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1272 184 1288) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "AY" (rect 5 0 20 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1320 184 1336) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "BY" (rect 5 0 20 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1360 184 1376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CY" (rect 5 0 21 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 888 184 904) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 936 184 952) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 984 184 1000) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C1" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 744 184 760) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 792 184 808) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 840 184 856) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C2" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 600 184 616) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 648 184 664) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 696 184 712) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C3" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 456 184 472) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 504 184 520) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 552 184 568) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C4" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 312 184 328) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 360 184 376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 408 184 424) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C5" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 168 184 184) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 216 184 232) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 264 184 280) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C6" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 24 184 40) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 72 184 88) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 120 184 136) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C7" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 600 1088 776 1104) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y0" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 944 776 960) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y1" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 800 776 816) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y2" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 656 776 672) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y3" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 512 776 528) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y4" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 368 776 384) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y5" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 224 776 240) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y6" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 80 776 96) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y7" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 296 1024 360 1072) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst" (rect 3 37 20 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 1072 360 1120) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst1" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 1120 360 1168) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 1072 552 1120) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 880 360 928) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 928 360 976) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst5" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 976 360 1024) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst6" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 928 552 976) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst7" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 736 360 784) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst8" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 784 360 832) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst9" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 832 360 880) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst10" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 784 552 832) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst11" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 592 360 640) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst12" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 640 360 688) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst13" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 688 360 736) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst14" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 640 552 688) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst15" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 448 360 496) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst17" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 496 360 544) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst16" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 544 360 592) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst18" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 496 552 544) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst19" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 304 360 352) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst20" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 352 360 400) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst21" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 400 360 448) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst22" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 352 552 400) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst23" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 160 360 208) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst25" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 208 360 256) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst24" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 256 360 304) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst26" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 208 552 256) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst27" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 16 360 64) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst28" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 64 360 112) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst29" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 112 360 160) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst30" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 64 552 112) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst31" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(connector + (pt 360 1096) + (pt 488 1096) +) +(connector + (pt 360 1048) + (pt 384 1048) +) +(connector + (pt 384 1088) + (pt 384 1048) +) +(connector + (pt 384 1088) + (pt 488 1088) +) +(connector + (pt 360 1144) + (pt 384 1144) +) +(connector + (pt 384 1104) + (pt 384 1144) +) +(connector + (pt 384 1104) + (pt 488 1104) +) +(connector + (pt 552 1096) + (pt 600 1096) +) +(connector + (pt 296 1040) + (pt 184 1040) +) +(connector + (pt 184 1088) + (pt 296 1088) +) +(connector + (pt 184 1136) + (pt 296 1136) +) +(connector + (pt 296 1056) + (pt 272 1056) +) +(connector + (pt 296 1104) + (pt 248 1104) +) +(connector + (pt 296 1152) + (pt 224 1152) +) +(connector + (pt 360 952) + (pt 488 952) +) +(connector + (pt 360 904) + (pt 384 904) +) +(connector + (pt 384 944) + (pt 384 904) +) +(connector + (pt 384 944) + (pt 488 944) +) +(connector + (pt 360 1000) + (pt 384 1000) +) +(connector + (pt 384 960) + (pt 384 1000) +) +(connector + (pt 384 960) + (pt 488 960) +) +(connector + (pt 552 952) + (pt 600 952) +) +(connector + (pt 296 896) + (pt 184 896) +) +(connector + (pt 184 944) + (pt 296 944) +) +(connector + (pt 184 992) + (pt 296 992) +) +(connector + (pt 296 912) + (pt 272 912) +) +(connector + (pt 296 960) + (pt 248 960) +) +(connector + (pt 296 1008) + (pt 224 1008) +) +(connector + (pt 360 808) + (pt 488 808) +) +(connector + (pt 384 800) + (pt 384 760) +) +(connector + (pt 384 800) + (pt 488 800) +) +(connector + (pt 360 856) + (pt 384 856) +) +(connector + (pt 384 816) + (pt 384 856) +) +(connector + (pt 384 816) + (pt 488 816) +) +(connector + (pt 552 808) + (pt 600 808) +) +(connector + (pt 184 800) + (pt 296 800) +) +(connector + (pt 184 848) + (pt 296 848) +) +(connector + (pt 296 768) + (pt 272 768) +) +(connector + (pt 296 816) + (pt 248 816) +) +(connector + (pt 296 864) + (pt 224 864) +) +(connector + (pt 360 760) + (pt 384 760) +) +(connector + (pt 184 752) + (pt 296 752) +) +(connector + (pt 360 664) + (pt 488 664) +) +(connector + (pt 360 616) + (pt 384 616) +) +(connector + (pt 384 656) + (pt 384 616) +) +(connector + (pt 384 656) + (pt 488 656) +) +(connector + (pt 360 712) + (pt 384 712) +) +(connector + (pt 384 672) + (pt 384 712) +) +(connector + (pt 384 672) + (pt 488 672) +) +(connector + (pt 552 664) + (pt 600 664) +) +(connector + (pt 296 608) + (pt 184 608) +) +(connector + (pt 184 656) + (pt 296 656) +) +(connector + (pt 184 704) + (pt 296 704) +) +(connector + (pt 296 624) + (pt 272 624) +) +(connector + (pt 296 672) + (pt 248 672) +) +(connector + (pt 296 720) + (pt 224 720) +) +(connector + (pt 384 512) + (pt 384 472) +) +(connector + (pt 384 512) + (pt 488 512) +) +(connector + (pt 384 528) + (pt 384 568) +) +(connector + (pt 384 528) + (pt 488 528) +) +(connector + (pt 296 480) + (pt 272 480) +) +(connector + (pt 296 528) + (pt 248 528) +) +(connector + (pt 296 576) + (pt 224 576) +) +(connector + (pt 360 472) + (pt 384 472) +) +(connector + (pt 360 520) + (pt 488 520) +) +(connector + (pt 360 568) + (pt 384 568) +) +(connector + (pt 552 520) + (pt 600 520) +) +(connector + (pt 184 464) + (pt 296 464) +) +(connector + (pt 184 512) + (pt 296 512) +) +(connector + (pt 184 560) + (pt 296 560) +) +(connector + (pt 360 376) + (pt 488 376) +) +(connector + (pt 360 328) + (pt 384 328) +) +(connector + (pt 384 368) + (pt 384 328) +) +(connector + (pt 360 424) + (pt 384 424) +) +(connector + (pt 384 384) + (pt 384 424) +) +(connector + (pt 384 384) + (pt 488 384) +) +(connector + (pt 552 376) + (pt 600 376) +) +(connector + (pt 296 320) + (pt 184 320) +) +(connector + (pt 184 368) + (pt 296 368) +) +(connector + (pt 184 416) + (pt 296 416) +) +(connector + (pt 296 336) + (pt 272 336) +) +(connector + (pt 296 384) + (pt 248 384) +) +(connector + (pt 296 432) + (pt 224 432) +) +(connector + (pt 384 368) + (pt 488 368) +) +(connector + (pt 360 232) + (pt 488 232) +) +(connector + (pt 360 184) + (pt 384 184) +) +(connector + (pt 384 224) + (pt 384 184) +) +(connector + (pt 384 224) + (pt 488 224) +) +(connector + (pt 360 280) + (pt 384 280) +) +(connector + (pt 384 240) + (pt 384 280) +) +(connector + (pt 384 240) + (pt 488 240) +) +(connector + (pt 552 232) + (pt 600 232) +) +(connector + (pt 296 176) + (pt 184 176) +) +(connector + (pt 184 224) + (pt 296 224) +) +(connector + (pt 184 272) + (pt 296 272) +) +(connector + (pt 296 192) + (pt 272 192) +) +(connector + (pt 296 240) + (pt 248 240) +) +(connector + (pt 296 288) + (pt 224 288) +) +(connector + (pt 360 88) + (pt 488 88) +) +(connector + (pt 360 40) + (pt 384 40) +) +(connector + (pt 384 80) + (pt 384 40) +) +(connector + (pt 360 136) + (pt 384 136) +) +(connector + (pt 384 96) + (pt 384 136) +) +(connector + (pt 384 96) + (pt 488 96) +) +(connector + (pt 552 88) + (pt 600 88) +) +(connector + (pt 296 32) + (pt 184 32) +) +(connector + (pt 184 80) + (pt 296 80) +) +(connector + (pt 184 128) + (pt 296 128) +) +(connector + (pt 296 48) + (pt 272 48) +) +(connector + (pt 296 96) + (pt 248 96) +) +(connector + (pt 296 144) + (pt 224 144) +) +(connector + (pt 384 80) + (pt 488 80) +) +(connector + (pt 184 1280) + (pt 272 1280) +) +(connector + (pt 248 1328) + (pt 184 1328) +) +(connector + (pt 184 1368) + (pt 224 1368) +) +(connector + (pt 272 48) + (pt 272 192) +) +(connector + (pt 272 192) + (pt 272 336) +) +(connector + (pt 272 336) + (pt 272 480) +) +(connector + (pt 272 480) + (pt 272 624) +) +(connector + (pt 272 624) + (pt 272 768) +) +(connector + (pt 272 768) + (pt 272 912) +) +(connector + (pt 272 912) + (pt 272 1056) +) +(connector + (pt 272 1056) + (pt 272 1280) +) +(connector + (pt 248 96) + (pt 248 240) +) +(connector + (pt 248 240) + (pt 248 384) +) +(connector + (pt 248 384) + (pt 248 528) +) +(connector + (pt 248 528) + (pt 248 672) +) +(connector + (pt 248 672) + (pt 248 816) +) +(connector + (pt 248 816) + (pt 248 960) +) +(connector + (pt 248 960) + (pt 248 1104) +) +(connector + (pt 248 1104) + (pt 248 1328) +) +(connector + (pt 224 144) + (pt 224 288) +) +(connector + (pt 224 288) + (pt 224 432) +) +(connector + (pt 224 432) + (pt 224 576) +) +(connector + (pt 224 576) + (pt 224 720) +) +(connector + (pt 224 720) + (pt 224 864) +) +(connector + (pt 224 864) + (pt 224 1008) +) +(connector + (pt 224 1008) + (pt 224 1152) +) +(connector + (pt 224 1152) + (pt 224 1368) +) +(junction (pt 272 192)) +(junction (pt 272 336)) +(junction (pt 272 480)) +(junction (pt 272 624)) +(junction (pt 272 768)) +(junction (pt 272 912)) +(junction (pt 272 1056)) +(junction (pt 248 240)) +(junction (pt 248 384)) +(junction (pt 248 528)) +(junction (pt 248 672)) +(junction (pt 248 816)) +(junction (pt 248 960)) +(junction (pt 248 1104)) +(junction (pt 224 288)) +(junction (pt 224 432)) +(junction (pt 224 576)) +(junction (pt 224 720)) +(junction (pt 224 864)) +(junction (pt 224 1008)) +(junction (pt 224 1152)) diff --git a/shifter_8b/triple_selector_8b.bsf b/shifter_8b/triple_selector_8b.bsf new file mode 100644 index 0000000..81f858b --- /dev/null +++ b/shifter_8b/triple_selector_8b.bsf @@ -0,0 +1,274 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 16 16 112 496) + (text "triple_selector_8b" (rect 5 0 106 14)(font "Arial" (font_size 8))) + (text "inst" (rect 8 464 25 476)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "A7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A7" (rect 21 27 37 41)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "B7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B7" (rect 21 43 36 57)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "C7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C7" (rect 21 59 36 73)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 0 80) + (input) + (text "A6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A6" (rect 21 75 37 89)(font "Arial" (font_size 8))) + (line (pt 0 80)(pt 16 80)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "B6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B6" (rect 21 91 36 105)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 0 112) + (input) + (text "C6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C6" (rect 21 107 36 121)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 1)) + ) + (port + (pt 0 128) + (input) + (text "A5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A5" (rect 21 123 37 137)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "B5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B5" (rect 21 139 36 153)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "C5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C5" (rect 21 155 36 169)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 16 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "A4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A4" (rect 21 171 37 185)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 16 176)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "B4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B4" (rect 21 187 36 201)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 16 192)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "C4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C4" (rect 21 203 36 217)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "A3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A3" (rect 21 219 37 233)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 240) + (input) + (text "B3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B3" (rect 21 235 36 249)(font "Arial" (font_size 8))) + (line (pt 0 240)(pt 16 240)(line_width 1)) + ) + (port + (pt 0 256) + (input) + (text "C3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C3" (rect 21 251 36 265)(font "Arial" (font_size 8))) + (line (pt 0 256)(pt 16 256)(line_width 1)) + ) + (port + (pt 0 272) + (input) + (text "A2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A2" (rect 21 267 37 281)(font "Arial" (font_size 8))) + (line (pt 0 272)(pt 16 272)(line_width 1)) + ) + (port + (pt 0 288) + (input) + (text "B2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B2" (rect 21 283 36 297)(font "Arial" (font_size 8))) + (line (pt 0 288)(pt 16 288)(line_width 1)) + ) + (port + (pt 0 304) + (input) + (text "C2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C2" (rect 21 299 36 313)(font "Arial" (font_size 8))) + (line (pt 0 304)(pt 16 304)(line_width 1)) + ) + (port + (pt 0 320) + (input) + (text "A1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A1" (rect 21 315 37 329)(font "Arial" (font_size 8))) + (line (pt 0 320)(pt 16 320)(line_width 1)) + ) + (port + (pt 0 336) + (input) + (text "B1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B1" (rect 21 331 36 345)(font "Arial" (font_size 8))) + (line (pt 0 336)(pt 16 336)(line_width 1)) + ) + (port + (pt 0 352) + (input) + (text "C1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C1" (rect 21 347 36 361)(font "Arial" (font_size 8))) + (line (pt 0 352)(pt 16 352)(line_width 1)) + ) + (port + (pt 0 368) + (input) + (text "A0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A0" (rect 21 363 37 377)(font "Arial" (font_size 8))) + (line (pt 0 368)(pt 16 368)(line_width 1)) + ) + (port + (pt 0 384) + (input) + (text "B0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B0" (rect 21 379 36 393)(font "Arial" (font_size 8))) + (line (pt 0 384)(pt 16 384)(line_width 1)) + ) + (port + (pt 0 400) + (input) + (text "C0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C0" (rect 21 395 36 409)(font "Arial" (font_size 8))) + (line (pt 0 400)(pt 16 400)(line_width 1)) + ) + (port + (pt 0 416) + (input) + (text "AY" (rect 0 0 18 14)(font "Arial" (font_size 8))) + (text "AY" (rect 21 411 39 425)(font "Arial" (font_size 8))) + (line (pt 0 416)(pt 16 416)(line_width 1)) + ) + (port + (pt 0 432) + (input) + (text "BY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "BY" (rect 21 427 38 441)(font "Arial" (font_size 8))) + (line (pt 0 432)(pt 16 432)(line_width 1)) + ) + (port + (pt 0 448) + (input) + (text "CY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "CY" (rect 21 443 38 457)(font "Arial" (font_size 8))) + (line (pt 0 448)(pt 16 448)(line_width 1)) + ) + (port + (pt 96 32) + (output) + (text "Y7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y7" (rect 59 27 75 41)(font "Arial" (font_size 8))) + (line (pt 96 32)(pt 80 32)(line_width 1)) + ) + (port + (pt 96 48) + (output) + (text "Y6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y6" (rect 59 43 75 57)(font "Arial" (font_size 8))) + (line (pt 96 48)(pt 80 48)(line_width 1)) + ) + (port + (pt 96 64) + (output) + (text "Y5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y5" (rect 59 59 75 73)(font "Arial" (font_size 8))) + (line (pt 96 64)(pt 80 64)(line_width 1)) + ) + (port + (pt 96 80) + (output) + (text "Y4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y4" (rect 59 75 75 89)(font "Arial" (font_size 8))) + (line (pt 96 80)(pt 80 80)(line_width 1)) + ) + (port + (pt 96 96) + (output) + (text "Y3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y3" (rect 59 91 75 105)(font "Arial" (font_size 8))) + (line (pt 96 96)(pt 80 96)(line_width 1)) + ) + (port + (pt 96 112) + (output) + (text "Y2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y2" (rect 59 107 75 121)(font "Arial" (font_size 8))) + (line (pt 96 112)(pt 80 112)(line_width 1)) + ) + (port + (pt 96 128) + (output) + (text "Y1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y1" (rect 59 123 75 137)(font "Arial" (font_size 8))) + (line (pt 96 128)(pt 80 128)(line_width 1)) + ) + (port + (pt 96 144) + (output) + (text "Y0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y0" (rect 59 139 75 153)(font "Arial" (font_size 8))) + (line (pt 96 144)(pt 80 144)(line_width 1)) + ) + (drawing + (rectangle (rect 16 16 80 464)(line_width 1)) + ) +) diff --git a/triple_selector_8b/db/triple_selector_8b.(0).cnf.cdb b/triple_selector_8b/db/triple_selector_8b.(0).cnf.cdb new file mode 100644 index 0000000..86e6b67 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.(0).cnf.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.(0).cnf.hdb b/triple_selector_8b/db/triple_selector_8b.(0).cnf.hdb new file mode 100644 index 0000000..43a3f60 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.(0).cnf.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.asm.qmsg b/triple_selector_8b/db/triple_selector_8b.asm.qmsg new file mode 100644 index 0000000..e413754 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.asm.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:24:28 2022 " "Info: Processing started: Mon Mar 07 10:24:28 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" { } { } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1} +{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" { } { } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1} +{ "Info" "IPGMIO_CONDONE_ERROR_CHECKS_DISABLED" "" "Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled" { } { } 0 0 "The Active Serial/Parallel mode CONF_DONE pin error check is disabled" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "242 " "Info: Peak virtual memory: 242 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:24:29 2022 " "Info: Processing ended: Mon Mar 07 10:24:29 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/triple_selector_8b/db/triple_selector_8b.asm_labs.ddb b/triple_selector_8b/db/triple_selector_8b.asm_labs.ddb new file mode 100644 index 0000000..eb5d72a Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.asm_labs.ddb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cbx.xml b/triple_selector_8b/db/triple_selector_8b.cbx.xml new file mode 100644 index 0000000..82f3638 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.cbx.xml @@ -0,0 +1,5 @@ + + + + + diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.bpm b/triple_selector_8b/db/triple_selector_8b.cmp.bpm new file mode 100644 index 0000000..b585851 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.bpm differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.cdb b/triple_selector_8b/db/triple_selector_8b.cmp.cdb new file mode 100644 index 0000000..efb08bc Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.ecobp b/triple_selector_8b/db/triple_selector_8b.cmp.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.ecobp differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.hdb b/triple_selector_8b/db/triple_selector_8b.cmp.hdb new file mode 100644 index 0000000..7f833d1 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.kpt b/triple_selector_8b/db/triple_selector_8b.cmp.kpt new file mode 100644 index 0000000..1ed88b6 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.logdb b/triple_selector_8b/db/triple_selector_8b.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.rdb b/triple_selector_8b/db/triple_selector_8b.cmp.rdb new file mode 100644 index 0000000..689a39c Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.rdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp.tdb b/triple_selector_8b/db/triple_selector_8b.cmp.tdb new file mode 100644 index 0000000..761dff4 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp.tdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp0.ddb b/triple_selector_8b/db/triple_selector_8b.cmp0.ddb new file mode 100644 index 0000000..b4946cd Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp0.ddb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp2.ddb b/triple_selector_8b/db/triple_selector_8b.cmp2.ddb new file mode 100644 index 0000000..d4633db Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.cmp2.ddb differ diff --git a/triple_selector_8b/db/triple_selector_8b.cmp_merge.kpt b/triple_selector_8b/db/triple_selector_8b.cmp_merge.kpt new file mode 100644 index 0000000..8364adc --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.cmp_merge.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/triple_selector_8b/db/triple_selector_8b.db_info b/triple_selector_8b/db/triple_selector_8b.db_info new file mode 100644 index 0000000..a1982c9 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.db_info @@ -0,0 +1,3 @@ +Quartus_Version = Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +Version_Index = 167832322 +Creation_Time = Mon Mar 07 10:23:46 2022 diff --git a/triple_selector_8b/db/triple_selector_8b.eco.cdb b/triple_selector_8b/db/triple_selector_8b.eco.cdb new file mode 100644 index 0000000..6612017 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.eco.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.fit.qmsg b/triple_selector_8b/db/triple_selector_8b.fit.qmsg new file mode 100644 index 0000000..a8fa121 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.fit.qmsg @@ -0,0 +1,39 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:24:26 2022 " "Info: Processing started: Mon Mar 07 10:24:26 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "IMPP_MPP_USER_DEVICE" "triple_selector_8b EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"triple_selector_8b\"" { } { } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" { } { } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" { } { } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" { } { } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} } { } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1} +{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} } { } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "35 35 " "Warning: No exact pin location assignment(s) for 35 pins of 35 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y0 " "Info: Pin Y0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y0 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1088 600 776 1104 "Y0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y1 " "Info: Pin Y1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y1 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 944 600 776 960 "Y1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y2 " "Info: Pin Y2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y2 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 800 600 776 816 "Y2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y3 " "Info: Pin Y3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y3 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 656 600 776 672 "Y3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y4 " "Info: Pin Y4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y4 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 512 600 776 528 "Y4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y5 " "Info: Pin Y5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y5 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 368 600 776 384 "Y5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y6 " "Info: Pin Y6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y6 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 224 600 776 240 "Y6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Y7 " "Info: Pin Y7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { Y7 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 80 600 776 96 "Y7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Y7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B0 " "Info: Pin B0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B0 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1080 16 184 1096 "B0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A0 " "Info: Pin A0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A0 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1032 16 184 1048 "A0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "AY " "Info: Pin AY not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { AY } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1272 16 184 1288 "AY" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AY } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "BY " "Info: Pin BY not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { BY } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1320 16 184 1336 "BY" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BY } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C0 " "Info: Pin C0 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C0 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1128 16 184 1144 "C0" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C0 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CY " "Info: Pin CY not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { CY } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1360 16 184 1376 "CY" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CY } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A1 " "Info: Pin A1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A1 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 888 16 184 904 "A1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B1 " "Info: Pin B1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B1 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 936 16 184 952 "B1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C1 " "Info: Pin C1 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C1 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 984 16 184 1000 "C1" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C1 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A2 " "Info: Pin A2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A2 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 744 16 184 760 "A2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B2 " "Info: Pin B2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B2 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 792 16 184 808 "B2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C2 " "Info: Pin C2 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C2 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 840 16 184 856 "C2" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C2 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A3 " "Info: Pin A3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A3 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 600 16 184 616 "A3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B3 " "Info: Pin B3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B3 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 648 16 184 664 "B3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C3 " "Info: Pin C3 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C3 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 696 16 184 712 "C3" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C3 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A4 " "Info: Pin A4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A4 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 456 16 184 472 "A4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B4 " "Info: Pin B4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B4 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 504 16 184 520 "B4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C4 " "Info: Pin C4 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C4 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 552 16 184 568 "C4" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C4 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A5 " "Info: Pin A5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A5 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 312 16 184 328 "A5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B5 " "Info: Pin B5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B5 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 360 16 184 376 "B5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C5 " "Info: Pin C5 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C5 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 408 16 184 424 "C5" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A6 " "Info: Pin A6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A6 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 168 16 184 184 "A6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B6 " "Info: Pin B6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B6 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 216 16 184 232 "B6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C6 " "Info: Pin C6 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C6 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 264 16 184 280 "C6" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C6 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A7 " "Info: Pin A7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { A7 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 24 16 184 40 "A7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { A7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B7 " "Info: Pin B7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { B7 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 72 16 184 88 "B7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C7 " "Info: Pin C7 not assigned to an exact location on the device" { } { { "d:/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/90sp2/quartus/bin/pin_planner.ppl" { C7 } } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 120 16 184 136 "C7" "" } } } } { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { C7 } "NODE_NAME" } } } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} } { } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1} +{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" { } { } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1} +{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." { } { } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" { } { } 0 0 "Starting register packing" 0 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" { } { } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" { } { } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" { } { } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" { } { } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" { } { } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1} +{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" { } { } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" { } { } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1} } { } 0 0 "Finished register packing" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "35 unused 3.3V 27 8 0 " "Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 27 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." { } { } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1} } { } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} +{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 30 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 34 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available" { } { } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used -- %5!d! pins available" 0 0 "" 0 -1} } { } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1} } { } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1} +{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y10 X34_Y19 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19" { } { } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1} } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1} +{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" { } { } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" { } { } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1} } { } 0 0 "The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" { } { } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1} +{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "8 " "Warning: Found 8 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y0 0 " "Info: Pin \"Y0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y1 0 " "Info: Pin \"Y1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y2 0 " "Info: Pin \"Y2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y3 0 " "Info: Pin \"Y3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y4 0 " "Info: Pin \"Y4\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y5 0 " "Info: Pin \"Y5\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y6 0 " "Info: Pin \"Y6\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Y7 0 " "Info: Pin \"Y7\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" { } { } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} } { } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1} +{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" { } { } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1} +{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." { } { } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1} +{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/projects/quartus/triple_selector_8b/triple_selector_8b.fit.smsg " "Info: Generated suppressed messages file D:/projects/quartus/triple_selector_8b/triple_selector_8b.fit.smsg" { } { } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "306 " "Info: Peak virtual memory: 306 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:24:27 2022 " "Info: Processing ended: Mon Mar 07 10:24:27 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/triple_selector_8b/db/triple_selector_8b.hier_info b/triple_selector_8b/db/triple_selector_8b.hier_info new file mode 100644 index 0000000..6e018d3 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.hier_info @@ -0,0 +1,59 @@ +|triple_selector_8b +Y0 <= inst3.DB_MAX_OUTPUT_PORT_TYPE +B0 => inst1.IN0 +BY => inst1.IN1 +BY => inst5.IN1 +BY => inst9.IN1 +BY => inst13.IN1 +BY => inst16.IN1 +BY => inst21.IN1 +BY => inst24.IN1 +BY => inst29.IN1 +C0 => inst2.IN0 +CY => inst2.IN1 +CY => inst6.IN1 +CY => inst10.IN1 +CY => inst14.IN1 +CY => inst18.IN1 +CY => inst22.IN1 +CY => inst26.IN1 +CY => inst30.IN1 +A0 => inst.IN0 +AY => inst.IN1 +AY => inst4.IN1 +AY => inst8.IN1 +AY => inst12.IN1 +AY => inst17.IN1 +AY => inst20.IN1 +AY => inst25.IN1 +AY => inst28.IN1 +Y1 <= inst7.DB_MAX_OUTPUT_PORT_TYPE +B1 => inst5.IN0 +C1 => inst6.IN0 +A1 => inst4.IN0 +Y2 <= inst11.DB_MAX_OUTPUT_PORT_TYPE +B2 => inst9.IN0 +C2 => inst10.IN0 +A2 => inst8.IN0 +Y3 <= inst15.DB_MAX_OUTPUT_PORT_TYPE +B3 => inst13.IN0 +C3 => inst14.IN0 +A3 => inst12.IN0 +Y4 <= inst19.DB_MAX_OUTPUT_PORT_TYPE +B4 => inst16.IN0 +C4 => inst18.IN0 +A4 => inst17.IN0 +Y5 <= inst23.DB_MAX_OUTPUT_PORT_TYPE +B5 => inst21.IN0 +C5 => inst22.IN0 +A5 => inst20.IN0 +Y6 <= inst27.DB_MAX_OUTPUT_PORT_TYPE +B6 => inst24.IN0 +C6 => inst26.IN0 +A6 => inst25.IN0 +Y7 <= inst31.DB_MAX_OUTPUT_PORT_TYPE +B7 => inst29.IN0 +C7 => inst30.IN0 +A7 => inst28.IN0 + + diff --git a/triple_selector_8b/db/triple_selector_8b.hif b/triple_selector_8b/db/triple_selector_8b.hif new file mode 100644 index 0000000..096c9ff --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.hif @@ -0,0 +1,42 @@ +Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +11 +936 +OFF +OFF +OFF +ON +ON +ON +FV_OFF +Level2 +0 +0 +VRSM_ON +VHSM_ON +0 +-- Start Library Paths -- +-- End Library Paths -- +-- Start VHDL Libraries -- +-- End VHDL Libraries -- +# entity +triple_selector_8b +# storage +db|triple_selector_8b.(0).cnf +db|triple_selector_8b.(0).cnf +# case_insensitive +# source_file +triple_selector_8b.bdf +91b7a41e9ebd47591ce44c4793a9f2e +26 +# internal_option { +BLOCK_DESIGN_NAMING +AUTO +} +# hierarchies { +| +} +# macro_sequence + +# end +# complete + \ No newline at end of file diff --git a/triple_selector_8b/db/triple_selector_8b.lpc.html b/triple_selector_8b/db/triple_selector_8b.lpc.html new file mode 100644 index 0000000..fd4875d --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.lpc.html @@ -0,0 +1,18 @@ + + + + + + + + + + + + + + + + + +
HierarchyInputConstant InputUnused InputFloating InputOutputConstant OutputUnused OutputFloating OutputBidirConstant BidirUnused BidirInput only BidirOutput only Bidir
diff --git a/triple_selector_8b/db/triple_selector_8b.lpc.rdb b/triple_selector_8b/db/triple_selector_8b.lpc.rdb new file mode 100644 index 0000000..8bd163a Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.lpc.rdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.lpc.txt b/triple_selector_8b/db/triple_selector_8b.lpc.txt new file mode 100644 index 0000000..a463804 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.lpc.txt @@ -0,0 +1,5 @@ ++----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Legal Partition Candidates ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ +; Hierarchy ; Input ; Constant Input ; Unused Input ; Floating Input ; Output ; Constant Output ; Unused Output ; Floating Output ; Bidir ; Constant Bidir ; Unused Bidir ; Input only Bidir ; Output only Bidir ; ++-----------+-------+----------------+--------------+----------------+--------+-----------------+---------------+-----------------+-------+----------------+--------------+------------------+-------------------+ diff --git a/triple_selector_8b/db/triple_selector_8b.map.bpm b/triple_selector_8b/db/triple_selector_8b.map.bpm new file mode 100644 index 0000000..35e96e9 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map.bpm differ diff --git a/triple_selector_8b/db/triple_selector_8b.map.cdb b/triple_selector_8b/db/triple_selector_8b.map.cdb new file mode 100644 index 0000000..238609f Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.map.ecobp b/triple_selector_8b/db/triple_selector_8b.map.ecobp new file mode 100644 index 0000000..e05efff Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map.ecobp differ diff --git a/triple_selector_8b/db/triple_selector_8b.map.hdb b/triple_selector_8b/db/triple_selector_8b.map.hdb new file mode 100644 index 0000000..ef5ae30 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.map.kpt b/triple_selector_8b/db/triple_selector_8b.map.kpt new file mode 100644 index 0000000..03a3968 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/triple_selector_8b/db/triple_selector_8b.map.logdb b/triple_selector_8b/db/triple_selector_8b.map.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.map.logdb @@ -0,0 +1 @@ +v1 diff --git a/triple_selector_8b/db/triple_selector_8b.map.qmsg b/triple_selector_8b/db/triple_selector_8b.map.qmsg new file mode 100644 index 0000000..67830c6 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.map.qmsg @@ -0,0 +1,7 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:24:25 2022 " "Info: Processing started: Mon Mar 07 10:24:25 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off triple_selector_8b -c triple_selector_8b " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off triple_selector_8b -c triple_selector_8b" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "triple_selector_8b.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file triple_selector_8b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 triple_selector_8b " "Info: Found entity 1: triple_selector_8b" { } { { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { } } } } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} } { } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1} +{ "Info" "ISGN_START_ELABORATION_TOP" "triple_selector_8b " "Info: Elaborating entity \"triple_selector_8b\" for the top level hierarchy" { } { } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1} +{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Info: Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Info: Implemented 27 input pins" { } { } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Info: Implemented 8 output pins" { } { } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Info: Implemented 16 logic cells" { } { } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} } { } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:24:26 2022 " "Info: Processing ended: Mon Mar 07 10:24:26 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/triple_selector_8b/db/triple_selector_8b.map_bb.cdb b/triple_selector_8b/db/triple_selector_8b.map_bb.cdb new file mode 100644 index 0000000..ff17d9a Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map_bb.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.map_bb.hdb b/triple_selector_8b/db/triple_selector_8b.map_bb.hdb new file mode 100644 index 0000000..7df4379 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.map_bb.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.map_bb.logdb b/triple_selector_8b/db/triple_selector_8b.map_bb.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.map_bb.logdb @@ -0,0 +1 @@ +v1 diff --git a/triple_selector_8b/db/triple_selector_8b.pre_map.cdb b/triple_selector_8b/db/triple_selector_8b.pre_map.cdb new file mode 100644 index 0000000..2138e19 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.pre_map.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.pre_map.hdb b/triple_selector_8b/db/triple_selector_8b.pre_map.hdb new file mode 100644 index 0000000..4c19e86 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.pre_map.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.rtlv.hdb b/triple_selector_8b/db/triple_selector_8b.rtlv.hdb new file mode 100644 index 0000000..264ab31 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.rtlv.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.rtlv_sg.cdb b/triple_selector_8b/db/triple_selector_8b.rtlv_sg.cdb new file mode 100644 index 0000000..943e1ca Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.rtlv_sg.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.rtlv_sg_swap.cdb b/triple_selector_8b/db/triple_selector_8b.rtlv_sg_swap.cdb new file mode 100644 index 0000000..bccc94e Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.rtlv_sg_swap.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.sgdiff.cdb b/triple_selector_8b/db/triple_selector_8b.sgdiff.cdb new file mode 100644 index 0000000..e3795e6 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.sgdiff.cdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.sgdiff.hdb b/triple_selector_8b/db/triple_selector_8b.sgdiff.hdb new file mode 100644 index 0000000..c9b62a5 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.sgdiff.hdb differ diff --git a/triple_selector_8b/db/triple_selector_8b.sld_design_entry.sci b/triple_selector_8b/db/triple_selector_8b.sld_design_entry.sci new file mode 100644 index 0000000..904d003 Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.sld_design_entry.sci differ diff --git a/triple_selector_8b/db/triple_selector_8b.sld_design_entry_dsc.sci b/triple_selector_8b/db/triple_selector_8b.sld_design_entry_dsc.sci new file mode 100644 index 0000000..2000bdc Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.sld_design_entry_dsc.sci differ diff --git a/triple_selector_8b/db/triple_selector_8b.syn_hier_info b/triple_selector_8b/db/triple_selector_8b.syn_hier_info new file mode 100644 index 0000000..e69de29 diff --git a/triple_selector_8b/db/triple_selector_8b.tan.qmsg b/triple_selector_8b/db/triple_selector_8b.tan.qmsg new file mode 100644 index 0000000..9e03ccb --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.tan.qmsg @@ -0,0 +1,6 @@ +{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" { } { } 3 0 "*******************************************************************" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" { } { } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 07 10:24:29 2022 " "Info: Processing started: Mon Mar 07 10:24:29 2022" { } { } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1} } { } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b --timing_analysis_only" { } { } 0 0 "Command: %1!s!" 0 0 "" 0 -1} +{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" { } { } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1} +{ "Info" "ITDB_FULL_TPD_RESULT" "BY Y6 16.101 ns Longest " "Info: Longest tpd from source pin \"BY\" to destination pin \"Y6\" is 16.101 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns BY 1 PIN PIN_31 8 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 8; PIN Node = 'BY'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { BY } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 1320 16 184 1336 "BY" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.949 ns) + CELL(0.651 ns) 8.585 ns inst27~0 2 COMB LCCOMB_X33_Y11_N0 1 " "Info: 2: + IC(6.949 ns) + CELL(0.651 ns) = 8.585 ns; Loc. = LCCOMB_X33_Y11_N0; Fanout = 1; COMB Node = 'inst27~0'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.600 ns" { BY inst27~0 } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 208 488 552 256 "inst27" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.624 ns) 9.575 ns inst27 3 COMB LCCOMB_X33_Y11_N10 1 " "Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 9.575 ns; Loc. = LCCOMB_X33_Y11_N10; Fanout = 1; COMB Node = 'inst27'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.990 ns" { inst27~0 inst27 } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 208 488 552 256 "inst27" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.430 ns) + CELL(3.096 ns) 16.101 ns Y6 4 PIN PIN_30 0 " "Info: 4: + IC(3.430 ns) + CELL(3.096 ns) = 16.101 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Y6'" { } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.526 ns" { inst27 Y6 } "NODE_NAME" } } { "triple_selector_8b.bdf" "" { Schematic "D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf" { { 224 600 776 240 "Y6" "" } } } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.356 ns ( 33.27 % ) " "Info: Total cell delay = 5.356 ns ( 33.27 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.745 ns ( 66.73 % ) " "Info: Total interconnect delay = 10.745 ns ( 66.73 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1} } { { "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "16.101 ns" { BY inst27~0 inst27 Y6 } "NODE_NAME" } } { "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "16.101 ns" { BY {} BY~combout {} inst27~0 {} inst27 {} Y6 {} } { 0.000ns 0.000ns 6.949ns 0.366ns 3.430ns } { 0.000ns 0.985ns 0.651ns 0.624ns 3.096ns } "" } } } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1} +{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "212 " "Info: Peak virtual memory: 212 megabytes" { } { } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 07 10:24:29 2022 " "Info: Processing ended: Mon Mar 07 10:24:29 2022" { } { } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" { } { } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" { } { } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1} } { } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1} diff --git a/triple_selector_8b/db/triple_selector_8b.tis_db_list.ddb b/triple_selector_8b/db/triple_selector_8b.tis_db_list.ddb new file mode 100644 index 0000000..2a9a6ed Binary files /dev/null and b/triple_selector_8b/db/triple_selector_8b.tis_db_list.ddb differ diff --git a/triple_selector_8b/db/triple_selector_8b.tmw_info b/triple_selector_8b/db/triple_selector_8b.tmw_info new file mode 100644 index 0000000..15a6255 --- /dev/null +++ b/triple_selector_8b/db/triple_selector_8b.tmw_info @@ -0,0 +1,6 @@ +start_full_compilation:s:00:00:05 +start_analysis_synthesis:s:00:00:01-start_full_compilation +start_analysis_elaboration:s-start_full_compilation +start_fitter:s:00:00:02-start_full_compilation +start_assembler:s:00:00:01-start_full_compilation +start_timing_analyzer:s:00:00:01-start_full_compilation diff --git a/triple_selector_8b/incremental_db/README b/triple_selector_8b/incremental_db/README new file mode 100644 index 0000000..9f62dcd --- /dev/null +++ b/triple_selector_8b/incremental_db/README @@ -0,0 +1,11 @@ +This folder contains data for incremental compilation. + +The compiled_partitions sub-folder contains previous compilation results for each partition. +As long as this folder is preserved, incremental compilation results from earlier compiles +can be re-used. To perform a clean compilation from source files for all partitions, both +the db and incremental_db folder should be removed. + +The imported_partitions sub-folder contains the last imported QXP for each imported partition. +As long as this folder is preserved, imported partitions will be automatically re-imported +when the db or incremental_db/compiled_partitions folders are removed. + diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.atm b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.atm new file mode 100644 index 0000000..1f85076 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.atm differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.dfp b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.dfp new file mode 100644 index 0000000..b1c67d6 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.dfp differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.hdbx b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.hdbx new file mode 100644 index 0000000..30c8a44 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.hdbx differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.kpt b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.kpt new file mode 100644 index 0000000..c1e72d7 --- /dev/null +++ b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.logdb b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.logdb new file mode 100644 index 0000000..626799f --- /dev/null +++ b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.logdb @@ -0,0 +1 @@ +v1 diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.rcf b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.rcf new file mode 100644 index 0000000..479b7f5 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.cmp.rcf differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.atm b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.atm new file mode 100644 index 0000000..13e991c Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.atm differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.dpi b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.dpi new file mode 100644 index 0000000..1d82483 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.dpi differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.hdbx b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.hdbx new file mode 100644 index 0000000..5fac0a1 Binary files /dev/null and b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.hdbx differ diff --git a/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.kpt b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.kpt new file mode 100644 index 0000000..eaf76eb --- /dev/null +++ b/triple_selector_8b/incremental_db/compiled_partitions/triple_selector_8b.root_partition.map.kpt @@ -0,0 +1,10 @@ + + + + + + + + + + diff --git a/triple_selector_8b/triple_selector_8b.asm.rpt b/triple_selector_8b/triple_selector_8b.asm.rpt new file mode 100644 index 0000000..b79809e --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.asm.rpt @@ -0,0 +1,129 @@ +Assembler report for triple_selector_8b +Mon Mar 07 10:24:29 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Assembler Summary + 3. Assembler Settings + 4. Assembler Generated Files + 5. Assembler Device Options: D:/projects/quartus/triple_selector_8b/triple_selector_8b.sof + 6. Assembler Device Options: D:/projects/quartus/triple_selector_8b/triple_selector_8b.pof + 7. Assembler Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++---------------------------------------------------------------+ +; Assembler Summary ; ++-----------------------+---------------------------------------+ +; Assembler Status ; Successful - Mon Mar 07 10:24:29 2022 ; +; Revision Name ; triple_selector_8b ; +; Top-level Entity Name ; triple_selector_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; ++-----------------------+---------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Assembler Settings ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Option ; Setting ; Default Value ; ++-----------------------------------------------------------------------------+----------+---------------+ +; Use smart compilation ; Off ; Off ; +; Generate compressed bitstreams ; On ; On ; +; Compression mode ; Off ; Off ; +; Clock source for configuration device ; Internal ; Internal ; +; Clock frequency of the configuration device ; 10 MHZ ; 10 MHz ; +; Divide clock frequency by ; 1 ; 1 ; +; Auto user code ; Off ; Off ; +; Use configuration device ; On ; On ; +; Configuration device ; Auto ; Auto ; +; Configuration device auto user code ; Off ; Off ; +; Generate Tabular Text File (.ttf) For Target Device ; Off ; Off ; +; Generate Raw Binary File (.rbf) For Target Device ; Off ; Off ; +; Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device ; Off ; Off ; +; Hexadecimal Output File start address ; 0 ; 0 ; +; Hexadecimal Output File count direction ; Up ; Up ; +; Release clears before tri-states ; Off ; Off ; +; Auto-restart configuration after error ; On ; On ; +; Maintain Compatibility with All Cyclone II M4K Versions ; On ; On ; +; Generate Serial Vector Format File (.svf) for Target Device ; Off ; Off ; +; Generate a JEDEC STAPL Format File (.jam) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; Off ; Off ; +; Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device ; On ; On ; ++-----------------------------------------------------------------------------+----------+---------------+ + + ++---------------------------------------------------------------+ +; Assembler Generated Files ; ++---------------------------------------------------------------+ +; File Name ; ++---------------------------------------------------------------+ +; D:/projects/quartus/triple_selector_8b/triple_selector_8b.sof ; +; D:/projects/quartus/triple_selector_8b/triple_selector_8b.pof ; ++---------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/triple_selector_8b/triple_selector_8b.sof ; ++----------------+------------------------------------------------------------------------+ +; Option ; Setting ; ++----------------+------------------------------------------------------------------------+ +; Device ; EP2C8Q208C8 ; +; JTAG usercode ; 0xFFFFFFFF ; +; Checksum ; 0x000C82A8 ; ++----------------+------------------------------------------------------------------------+ + + ++-----------------------------------------------------------------------------------------+ +; Assembler Device Options: D:/projects/quartus/triple_selector_8b/triple_selector_8b.pof ; ++--------------------+--------------------------------------------------------------------+ +; Option ; Setting ; ++--------------------+--------------------------------------------------------------------+ +; Device ; EPCS4 ; +; JTAG usercode ; 0x00000000 ; +; Checksum ; 0x06F0BC42 ; +; Compression Ratio ; 3 ; ++--------------------+--------------------------------------------------------------------+ + + ++--------------------+ +; Assembler Messages ; ++--------------------+ +Info: ******************************************************************* +Info: Running Quartus II Assembler + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:24:28 2022 +Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b +Info: Writing out detailed assembly data for power analysis +Info: Assembler is generating device programming files +Info: The Active Serial/Parallel mode CONF_DONE pin error check is disabled +Info: Quartus II Assembler was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 242 megabytes + Info: Processing ended: Mon Mar 07 10:24:29 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + diff --git a/triple_selector_8b/triple_selector_8b.bdf b/triple_selector_8b/triple_selector_8b.bdf new file mode 100644 index 0000000..8eca736 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.bdf @@ -0,0 +1,2247 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +//#pragma file_not_in_maxplusii_format +(header "graphic" (version "1.3")) +(pin + (input) + (rect 16 1032 184 1048) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1080 184 1096) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B0" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1128 184 1144) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C0" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1272 184 1288) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "AY" (rect 5 0 20 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1320 184 1336) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "BY" (rect 5 0 20 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 1360 184 1376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "CY" (rect 5 0 21 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 888 184 904) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 936 184 952) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B1" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 984 184 1000) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C1" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 744 184 760) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 792 184 808) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B2" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 840 184 856) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C2" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 600 184 616) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 648 184 664) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B3" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 696 184 712) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C3" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 456 184 472) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 504 184 520) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B4" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 552 184 568) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C4" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 312 184 328) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 360 184 376) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B5" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 408 184 424) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C5" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 168 184 184) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 216 184 232) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B6" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 264 184 280) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C6" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 24 184 40) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "A7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 72 184 88) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "B7" (rect 5 0 17 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (input) + (rect 16 120 184 136) + (text "INPUT" (rect 133 0 161 10)(font "Arial" (font_size 6))) + (text "C7" (rect 5 0 19 12)(font "Arial" )) + (pt 168 8) + (drawing + (line (pt 92 12)(pt 117 12)(line_width 1)) + (line (pt 92 4)(pt 117 4)(line_width 1)) + (line (pt 121 8)(pt 168 8)(line_width 1)) + (line (pt 92 12)(pt 92 4)(line_width 1)) + (line (pt 117 4)(pt 121 8)(line_width 1)) + (line (pt 117 12)(pt 121 8)(line_width 1)) + ) + (text "VCC" (rect 136 7 156 17)(font "Arial" (font_size 6))) +) +(pin + (output) + (rect 600 1088 776 1104) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y0" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 944 776 960) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y1" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 800 776 816) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y2" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 656 776 672) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y3" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 512 776 528) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y4" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 368 776 384) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y5" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 224 776 240) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y6" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(pin + (output) + (rect 600 80 776 96) + (text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6))) + (text "Y7" (rect 90 0 104 12)(font "Arial" )) + (pt 0 8) + (drawing + (line (pt 0 8)(pt 52 8)(line_width 1)) + (line (pt 52 4)(pt 78 4)(line_width 1)) + (line (pt 52 12)(pt 78 12)(line_width 1)) + (line (pt 52 12)(pt 52 4)(line_width 1)) + (line (pt 78 4)(pt 82 8)(line_width 1)) + (line (pt 82 8)(pt 78 12)(line_width 1)) + (line (pt 78 12)(pt 82 8)(line_width 1)) + ) +) +(symbol + (rect 296 1024 360 1072) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst" (rect 3 37 20 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 1072 360 1120) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst1" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 1120 360 1168) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst2" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 1072 552 1120) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst3" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 880 360 928) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst4" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 928 360 976) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst5" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 976 360 1024) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst6" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 928 552 976) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst7" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 736 360 784) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst8" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 784 360 832) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst9" (rect 3 37 26 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 832 360 880) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst10" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 784 552 832) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst11" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 592 360 640) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst12" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 640 360 688) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst13" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 688 360 736) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst14" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 640 552 688) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst15" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 448 360 496) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst17" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 496 360 544) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst16" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 544 360 592) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst18" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 496 552 544) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst19" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 304 360 352) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst20" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 352 360 400) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst21" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 400 360 448) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst22" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 352 552 400) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst23" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 160 360 208) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst25" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 208 360 256) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst24" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 256 360 304) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst26" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 208 552 256) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst27" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(symbol + (rect 296 16 360 64) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst28" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 64 360 112) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst29" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 296 112 360 160) + (text "AND2" (rect 1 0 25 10)(font "Arial" (font_size 6))) + (text "inst30" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 14 16)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 23 19 35)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 14 32)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 48 15 65 27)(font "Courier New" (bold))(invisible)) + (line (pt 42 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 12)(pt 30 12)(line_width 1)) + (line (pt 14 37)(pt 31 37)(line_width 1)) + (line (pt 14 12)(pt 14 37)(line_width 1)) + (arc (pt 31 37)(pt 30 12)(rect 18 12 43 37)(line_width 1)) + ) +) +(symbol + (rect 488 64 552 112) + (text "OR3" (rect 1 0 19 10)(font "Arial" (font_size 6))) + (text "inst31" (rect 3 37 32 49)(font "Arial" )) + (port + (pt 0 24) + (input) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (text "IN2" (rect 2 15 19 27)(font "Courier New" (bold))(invisible)) + (line (pt 0 24)(pt 18 24)(line_width 1)) + ) + (port + (pt 0 32) + (input) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (text "IN3" (rect 2 24 19 36)(font "Courier New" (bold))(invisible)) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 16) + (input) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (text "IN1" (rect 2 7 19 19)(font "Courier New" (bold))(invisible)) + (line (pt 0 16)(pt 16 16)(line_width 1)) + ) + (port + (pt 64 24) + (output) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (text "OUT" (rect 47 15 64 27)(font "Courier New" (bold))(invisible)) + (line (pt 49 24)(pt 64 24)(line_width 1)) + ) + (drawing + (line (pt 14 13)(pt 25 13)(line_width 1)) + (line (pt 14 36)(pt 25 36)(line_width 1)) + (arc (pt 7 29)(pt 7 19)(rect -14 8 19 41)(line_width 1)) + (arc (pt 49 24)(pt 25 13)(rect -6 13 57 76)(line_width 1)) + (arc (pt 25 35)(pt 49 24)(rect -6 -27 57 36)(line_width 1)) + ) +) +(connector + (pt 360 1096) + (pt 488 1096) +) +(connector + (pt 360 1048) + (pt 384 1048) +) +(connector + (pt 384 1088) + (pt 384 1048) +) +(connector + (pt 384 1088) + (pt 488 1088) +) +(connector + (pt 360 1144) + (pt 384 1144) +) +(connector + (pt 384 1104) + (pt 384 1144) +) +(connector + (pt 384 1104) + (pt 488 1104) +) +(connector + (pt 552 1096) + (pt 600 1096) +) +(connector + (pt 296 1040) + (pt 184 1040) +) +(connector + (pt 184 1088) + (pt 296 1088) +) +(connector + (pt 184 1136) + (pt 296 1136) +) +(connector + (pt 296 1056) + (pt 272 1056) +) +(connector + (pt 296 1104) + (pt 248 1104) +) +(connector + (pt 296 1152) + (pt 224 1152) +) +(connector + (pt 360 952) + (pt 488 952) +) +(connector + (pt 360 904) + (pt 384 904) +) +(connector + (pt 384 944) + (pt 384 904) +) +(connector + (pt 384 944) + (pt 488 944) +) +(connector + (pt 360 1000) + (pt 384 1000) +) +(connector + (pt 384 960) + (pt 384 1000) +) +(connector + (pt 384 960) + (pt 488 960) +) +(connector + (pt 552 952) + (pt 600 952) +) +(connector + (pt 296 896) + (pt 184 896) +) +(connector + (pt 184 944) + (pt 296 944) +) +(connector + (pt 184 992) + (pt 296 992) +) +(connector + (pt 296 912) + (pt 272 912) +) +(connector + (pt 296 960) + (pt 248 960) +) +(connector + (pt 296 1008) + (pt 224 1008) +) +(connector + (pt 360 808) + (pt 488 808) +) +(connector + (pt 384 800) + (pt 384 760) +) +(connector + (pt 384 800) + (pt 488 800) +) +(connector + (pt 360 856) + (pt 384 856) +) +(connector + (pt 384 816) + (pt 384 856) +) +(connector + (pt 384 816) + (pt 488 816) +) +(connector + (pt 552 808) + (pt 600 808) +) +(connector + (pt 184 800) + (pt 296 800) +) +(connector + (pt 184 848) + (pt 296 848) +) +(connector + (pt 296 768) + (pt 272 768) +) +(connector + (pt 296 816) + (pt 248 816) +) +(connector + (pt 296 864) + (pt 224 864) +) +(connector + (pt 360 760) + (pt 384 760) +) +(connector + (pt 184 752) + (pt 296 752) +) +(connector + (pt 360 664) + (pt 488 664) +) +(connector + (pt 360 616) + (pt 384 616) +) +(connector + (pt 384 656) + (pt 384 616) +) +(connector + (pt 384 656) + (pt 488 656) +) +(connector + (pt 360 712) + (pt 384 712) +) +(connector + (pt 384 672) + (pt 384 712) +) +(connector + (pt 384 672) + (pt 488 672) +) +(connector + (pt 552 664) + (pt 600 664) +) +(connector + (pt 296 608) + (pt 184 608) +) +(connector + (pt 184 656) + (pt 296 656) +) +(connector + (pt 184 704) + (pt 296 704) +) +(connector + (pt 296 624) + (pt 272 624) +) +(connector + (pt 296 672) + (pt 248 672) +) +(connector + (pt 296 720) + (pt 224 720) +) +(connector + (pt 384 512) + (pt 384 472) +) +(connector + (pt 384 512) + (pt 488 512) +) +(connector + (pt 384 528) + (pt 384 568) +) +(connector + (pt 384 528) + (pt 488 528) +) +(connector + (pt 296 480) + (pt 272 480) +) +(connector + (pt 296 528) + (pt 248 528) +) +(connector + (pt 296 576) + (pt 224 576) +) +(connector + (pt 360 472) + (pt 384 472) +) +(connector + (pt 360 520) + (pt 488 520) +) +(connector + (pt 360 568) + (pt 384 568) +) +(connector + (pt 552 520) + (pt 600 520) +) +(connector + (pt 184 464) + (pt 296 464) +) +(connector + (pt 184 512) + (pt 296 512) +) +(connector + (pt 184 560) + (pt 296 560) +) +(connector + (pt 360 376) + (pt 488 376) +) +(connector + (pt 360 328) + (pt 384 328) +) +(connector + (pt 384 368) + (pt 384 328) +) +(connector + (pt 360 424) + (pt 384 424) +) +(connector + (pt 384 384) + (pt 384 424) +) +(connector + (pt 384 384) + (pt 488 384) +) +(connector + (pt 552 376) + (pt 600 376) +) +(connector + (pt 296 320) + (pt 184 320) +) +(connector + (pt 184 368) + (pt 296 368) +) +(connector + (pt 184 416) + (pt 296 416) +) +(connector + (pt 296 336) + (pt 272 336) +) +(connector + (pt 296 384) + (pt 248 384) +) +(connector + (pt 296 432) + (pt 224 432) +) +(connector + (pt 384 368) + (pt 488 368) +) +(connector + (pt 360 232) + (pt 488 232) +) +(connector + (pt 360 184) + (pt 384 184) +) +(connector + (pt 384 224) + (pt 384 184) +) +(connector + (pt 384 224) + (pt 488 224) +) +(connector + (pt 360 280) + (pt 384 280) +) +(connector + (pt 384 240) + (pt 384 280) +) +(connector + (pt 384 240) + (pt 488 240) +) +(connector + (pt 552 232) + (pt 600 232) +) +(connector + (pt 296 176) + (pt 184 176) +) +(connector + (pt 184 224) + (pt 296 224) +) +(connector + (pt 184 272) + (pt 296 272) +) +(connector + (pt 296 192) + (pt 272 192) +) +(connector + (pt 296 240) + (pt 248 240) +) +(connector + (pt 296 288) + (pt 224 288) +) +(connector + (pt 360 88) + (pt 488 88) +) +(connector + (pt 360 40) + (pt 384 40) +) +(connector + (pt 384 80) + (pt 384 40) +) +(connector + (pt 360 136) + (pt 384 136) +) +(connector + (pt 384 96) + (pt 384 136) +) +(connector + (pt 384 96) + (pt 488 96) +) +(connector + (pt 552 88) + (pt 600 88) +) +(connector + (pt 296 32) + (pt 184 32) +) +(connector + (pt 184 80) + (pt 296 80) +) +(connector + (pt 184 128) + (pt 296 128) +) +(connector + (pt 296 48) + (pt 272 48) +) +(connector + (pt 296 96) + (pt 248 96) +) +(connector + (pt 296 144) + (pt 224 144) +) +(connector + (pt 384 80) + (pt 488 80) +) +(connector + (pt 184 1280) + (pt 272 1280) +) +(connector + (pt 248 1328) + (pt 184 1328) +) +(connector + (pt 184 1368) + (pt 224 1368) +) +(connector + (pt 272 48) + (pt 272 192) +) +(connector + (pt 272 192) + (pt 272 336) +) +(connector + (pt 272 336) + (pt 272 480) +) +(connector + (pt 272 480) + (pt 272 624) +) +(connector + (pt 272 624) + (pt 272 768) +) +(connector + (pt 272 768) + (pt 272 912) +) +(connector + (pt 272 912) + (pt 272 1056) +) +(connector + (pt 272 1056) + (pt 272 1280) +) +(connector + (pt 248 96) + (pt 248 240) +) +(connector + (pt 248 240) + (pt 248 384) +) +(connector + (pt 248 384) + (pt 248 528) +) +(connector + (pt 248 528) + (pt 248 672) +) +(connector + (pt 248 672) + (pt 248 816) +) +(connector + (pt 248 816) + (pt 248 960) +) +(connector + (pt 248 960) + (pt 248 1104) +) +(connector + (pt 248 1104) + (pt 248 1328) +) +(connector + (pt 224 144) + (pt 224 288) +) +(connector + (pt 224 288) + (pt 224 432) +) +(connector + (pt 224 432) + (pt 224 576) +) +(connector + (pt 224 576) + (pt 224 720) +) +(connector + (pt 224 720) + (pt 224 864) +) +(connector + (pt 224 864) + (pt 224 1008) +) +(connector + (pt 224 1008) + (pt 224 1152) +) +(connector + (pt 224 1152) + (pt 224 1368) +) +(junction (pt 272 192)) +(junction (pt 272 336)) +(junction (pt 272 480)) +(junction (pt 272 624)) +(junction (pt 272 768)) +(junction (pt 272 912)) +(junction (pt 272 1056)) +(junction (pt 248 240)) +(junction (pt 248 384)) +(junction (pt 248 528)) +(junction (pt 248 672)) +(junction (pt 248 816)) +(junction (pt 248 960)) +(junction (pt 248 1104)) +(junction (pt 224 288)) +(junction (pt 224 432)) +(junction (pt 224 576)) +(junction (pt 224 720)) +(junction (pt 224 864)) +(junction (pt 224 1008)) +(junction (pt 224 1152)) diff --git a/triple_selector_8b/triple_selector_8b.bsf b/triple_selector_8b/triple_selector_8b.bsf new file mode 100644 index 0000000..81f858b --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.bsf @@ -0,0 +1,274 @@ +/* +WARNING: Do NOT edit the input and output ports in this file in a text +editor if you plan to continue editing the block that represents it in +the Block Editor! File corruption is VERY likely to occur. +*/ +/* +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. +*/ +(header "symbol" (version "1.1")) +(symbol + (rect 16 16 112 496) + (text "triple_selector_8b" (rect 5 0 106 14)(font "Arial" (font_size 8))) + (text "inst" (rect 8 464 25 476)(font "Arial" )) + (port + (pt 0 32) + (input) + (text "A7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A7" (rect 21 27 37 41)(font "Arial" (font_size 8))) + (line (pt 0 32)(pt 16 32)(line_width 1)) + ) + (port + (pt 0 48) + (input) + (text "B7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B7" (rect 21 43 36 57)(font "Arial" (font_size 8))) + (line (pt 0 48)(pt 16 48)(line_width 1)) + ) + (port + (pt 0 64) + (input) + (text "C7" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C7" (rect 21 59 36 73)(font "Arial" (font_size 8))) + (line (pt 0 64)(pt 16 64)(line_width 1)) + ) + (port + (pt 0 80) + (input) + (text "A6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A6" (rect 21 75 37 89)(font "Arial" (font_size 8))) + (line (pt 0 80)(pt 16 80)(line_width 1)) + ) + (port + (pt 0 96) + (input) + (text "B6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B6" (rect 21 91 36 105)(font "Arial" (font_size 8))) + (line (pt 0 96)(pt 16 96)(line_width 1)) + ) + (port + (pt 0 112) + (input) + (text "C6" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C6" (rect 21 107 36 121)(font "Arial" (font_size 8))) + (line (pt 0 112)(pt 16 112)(line_width 1)) + ) + (port + (pt 0 128) + (input) + (text "A5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A5" (rect 21 123 37 137)(font "Arial" (font_size 8))) + (line (pt 0 128)(pt 16 128)(line_width 1)) + ) + (port + (pt 0 144) + (input) + (text "B5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B5" (rect 21 139 36 153)(font "Arial" (font_size 8))) + (line (pt 0 144)(pt 16 144)(line_width 1)) + ) + (port + (pt 0 160) + (input) + (text "C5" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C5" (rect 21 155 36 169)(font "Arial" (font_size 8))) + (line (pt 0 160)(pt 16 160)(line_width 1)) + ) + (port + (pt 0 176) + (input) + (text "A4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A4" (rect 21 171 37 185)(font "Arial" (font_size 8))) + (line (pt 0 176)(pt 16 176)(line_width 1)) + ) + (port + (pt 0 192) + (input) + (text "B4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B4" (rect 21 187 36 201)(font "Arial" (font_size 8))) + (line (pt 0 192)(pt 16 192)(line_width 1)) + ) + (port + (pt 0 208) + (input) + (text "C4" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C4" (rect 21 203 36 217)(font "Arial" (font_size 8))) + (line (pt 0 208)(pt 16 208)(line_width 1)) + ) + (port + (pt 0 224) + (input) + (text "A3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A3" (rect 21 219 37 233)(font "Arial" (font_size 8))) + (line (pt 0 224)(pt 16 224)(line_width 1)) + ) + (port + (pt 0 240) + (input) + (text "B3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B3" (rect 21 235 36 249)(font "Arial" (font_size 8))) + (line (pt 0 240)(pt 16 240)(line_width 1)) + ) + (port + (pt 0 256) + (input) + (text "C3" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C3" (rect 21 251 36 265)(font "Arial" (font_size 8))) + (line (pt 0 256)(pt 16 256)(line_width 1)) + ) + (port + (pt 0 272) + (input) + (text "A2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A2" (rect 21 267 37 281)(font "Arial" (font_size 8))) + (line (pt 0 272)(pt 16 272)(line_width 1)) + ) + (port + (pt 0 288) + (input) + (text "B2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B2" (rect 21 283 36 297)(font "Arial" (font_size 8))) + (line (pt 0 288)(pt 16 288)(line_width 1)) + ) + (port + (pt 0 304) + (input) + (text "C2" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C2" (rect 21 299 36 313)(font "Arial" (font_size 8))) + (line (pt 0 304)(pt 16 304)(line_width 1)) + ) + (port + (pt 0 320) + (input) + (text "A1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A1" (rect 21 315 37 329)(font "Arial" (font_size 8))) + (line (pt 0 320)(pt 16 320)(line_width 1)) + ) + (port + (pt 0 336) + (input) + (text "B1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B1" (rect 21 331 36 345)(font "Arial" (font_size 8))) + (line (pt 0 336)(pt 16 336)(line_width 1)) + ) + (port + (pt 0 352) + (input) + (text "C1" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C1" (rect 21 347 36 361)(font "Arial" (font_size 8))) + (line (pt 0 352)(pt 16 352)(line_width 1)) + ) + (port + (pt 0 368) + (input) + (text "A0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "A0" (rect 21 363 37 377)(font "Arial" (font_size 8))) + (line (pt 0 368)(pt 16 368)(line_width 1)) + ) + (port + (pt 0 384) + (input) + (text "B0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "B0" (rect 21 379 36 393)(font "Arial" (font_size 8))) + (line (pt 0 384)(pt 16 384)(line_width 1)) + ) + (port + (pt 0 400) + (input) + (text "C0" (rect 0 0 15 14)(font "Arial" (font_size 8))) + (text "C0" (rect 21 395 36 409)(font "Arial" (font_size 8))) + (line (pt 0 400)(pt 16 400)(line_width 1)) + ) + (port + (pt 0 416) + (input) + (text "AY" (rect 0 0 18 14)(font "Arial" (font_size 8))) + (text "AY" (rect 21 411 39 425)(font "Arial" (font_size 8))) + (line (pt 0 416)(pt 16 416)(line_width 1)) + ) + (port + (pt 0 432) + (input) + (text "BY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "BY" (rect 21 427 38 441)(font "Arial" (font_size 8))) + (line (pt 0 432)(pt 16 432)(line_width 1)) + ) + (port + (pt 0 448) + (input) + (text "CY" (rect 0 0 17 14)(font "Arial" (font_size 8))) + (text "CY" (rect 21 443 38 457)(font "Arial" (font_size 8))) + (line (pt 0 448)(pt 16 448)(line_width 1)) + ) + (port + (pt 96 32) + (output) + (text "Y7" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y7" (rect 59 27 75 41)(font "Arial" (font_size 8))) + (line (pt 96 32)(pt 80 32)(line_width 1)) + ) + (port + (pt 96 48) + (output) + (text "Y6" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y6" (rect 59 43 75 57)(font "Arial" (font_size 8))) + (line (pt 96 48)(pt 80 48)(line_width 1)) + ) + (port + (pt 96 64) + (output) + (text "Y5" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y5" (rect 59 59 75 73)(font "Arial" (font_size 8))) + (line (pt 96 64)(pt 80 64)(line_width 1)) + ) + (port + (pt 96 80) + (output) + (text "Y4" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y4" (rect 59 75 75 89)(font "Arial" (font_size 8))) + (line (pt 96 80)(pt 80 80)(line_width 1)) + ) + (port + (pt 96 96) + (output) + (text "Y3" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y3" (rect 59 91 75 105)(font "Arial" (font_size 8))) + (line (pt 96 96)(pt 80 96)(line_width 1)) + ) + (port + (pt 96 112) + (output) + (text "Y2" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y2" (rect 59 107 75 121)(font "Arial" (font_size 8))) + (line (pt 96 112)(pt 80 112)(line_width 1)) + ) + (port + (pt 96 128) + (output) + (text "Y1" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y1" (rect 59 123 75 137)(font "Arial" (font_size 8))) + (line (pt 96 128)(pt 80 128)(line_width 1)) + ) + (port + (pt 96 144) + (output) + (text "Y0" (rect 0 0 16 14)(font "Arial" (font_size 8))) + (text "Y0" (rect 59 139 75 153)(font "Arial" (font_size 8))) + (line (pt 96 144)(pt 80 144)(line_width 1)) + ) + (drawing + (rectangle (rect 16 16 80 464)(line_width 1)) + ) +) diff --git a/triple_selector_8b/triple_selector_8b.done b/triple_selector_8b/triple_selector_8b.done new file mode 100644 index 0000000..ee9a0af --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.done @@ -0,0 +1 @@ +Mon Mar 07 10:24:30 2022 diff --git a/triple_selector_8b/triple_selector_8b.fit.rpt b/triple_selector_8b/triple_selector_8b.fit.rpt new file mode 100644 index 0000000..3137a73 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.fit.rpt @@ -0,0 +1,1094 @@ +Fitter report for triple_selector_8b +Mon Mar 07 10:24:27 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Fitter Summary + 3. Fitter Settings + 4. Parallel Compilation + 5. Incremental Compilation Preservation Summary + 6. Incremental Compilation Partition Settings + 7. Incremental Compilation Placement Preservation + 8. Pin-Out File + 9. Fitter Resource Usage Summary + 10. Input Pins + 11. Output Pins + 12. I/O Bank Usage + 13. All Package Pins + 14. Output Pin Default Load For Reported TCO + 15. Fitter Resource Utilization by Entity + 16. Delay Chain Summary + 17. Pad To Core Delay Chain Fanout + 18. Non-Global High Fan-Out Signals + 19. Interconnect Usage Summary + 20. LAB Logic Elements + 21. LAB Signals Sourced + 22. LAB Signals Sourced Out + 23. LAB Distinct Inputs + 24. Fitter Device Options + 25. Operating Settings and Conditions + 26. Estimated Delay Added for Hold Timing + 27. Advanced Data - General + 28. Advanced Data - Placement Preparation + 29. Advanced Data - Placement + 30. Advanced Data - Routing + 31. Fitter Messages + 32. Fitter Suppressed Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Fitter Summary ; ++------------------------------------+----------------------------------------------+ +; Fitter Status ; Successful - Mon Mar 07 10:24:27 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; triple_selector_8b ; +; Top-level Entity Name ; triple_selector_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Total logic elements ; 16 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 16 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 35 / 138 ( 25 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Settings ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ +; Device ; EP2C8Q208C8 ; ; +; Minimum Core Junction Temperature ; 0 ; ; +; Maximum Core Junction Temperature ; 85 ; ; +; Fit Attempts to Skip ; 0 ; 0.0 ; +; Use smart compilation ; Off ; Off ; +; Use TimeQuest Timing Analyzer ; Off ; Off ; +; Router Timing Optimization Level ; Normal ; Normal ; +; Placement Effort Multiplier ; 1.0 ; 1.0 ; +; Router Effort Multiplier ; 1.0 ; 1.0 ; +; Always Enable Input Buffers ; Off ; Off ; +; Optimize Hold Timing ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ; +; Optimize Multi-Corner Timing ; Off ; Off ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; Optimize Timing ; Normal compilation ; Normal compilation ; +; Optimize Timing for ECOs ; Off ; Off ; +; Regenerate full fit report during ECO compiles ; Off ; Off ; +; Optimize IOC Register Placement for Timing ; On ; On ; +; Limit to One Fitting Attempt ; Off ; Off ; +; Final Placement Optimizations ; Automatically ; Automatically ; +; Fitter Aggressive Routability Optimizations ; Automatically ; Automatically ; +; Fitter Initial Placement Seed ; 1 ; 1 ; +; PCI I/O ; Off ; Off ; +; Weak Pull-Up Resistor ; Off ; Off ; +; Enable Bus-Hold Circuitry ; Off ; Off ; +; Auto Global Memory Control Signals ; Off ; Off ; +; Auto Packed Registers ; Auto ; Auto ; +; Auto Delay Chains ; On ; On ; +; Auto Merge PLLs ; On ; On ; +; Ignore PLL Mode When Merging PLLs ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Fitting ; Off ; Off ; +; Perform Physical Synthesis for Combinational Logic for Performance ; Off ; Off ; +; Perform Register Duplication for Performance ; Off ; Off ; +; Perform Logic to Memory Mapping for Fitting ; Off ; Off ; +; Perform Register Retiming for Performance ; Off ; Off ; +; Perform Asynchronous Signal Pipelining ; Off ; Off ; +; Fitter Effort ; Auto Fit ; Auto Fit ; +; Physical Synthesis Effort Level ; Normal ; Normal ; +; Auto Global Clock ; On ; On ; +; Auto Global Register Control Signals ; On ; On ; +; Stop After Congestion Map Generation ; Off ; Off ; +; Save Intermediate Fitting Results ; Off ; Off ; +; Force Fitter to Avoid Periphery Placement Warnings ; Off ; Off ; ++--------------------------------------------------------------------+--------------------------------+--------------------------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 4 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; < 0.1% ; ++----------------------------+-------------+ + + ++----------------------------------------------+ +; Incremental Compilation Preservation Summary ; ++-------------------------+--------------------+ +; Type ; Value ; ++-------------------------+--------------------+ +; Placement ; ; +; -- Requested ; 0 / 51 ( 0.00 % ) ; +; -- Achieved ; 0 / 51 ( 0.00 % ) ; +; ; ; +; Routing (by Connection) ; ; +; -- Requested ; 0 / 0 ( 0.00 % ) ; +; -- Achieved ; 0 / 0 ( 0.00 % ) ; ++-------------------------+--------------------+ + + ++--------------------------------------------------------------------------------------------------------------------------------------------------+ +; Incremental Compilation Partition Settings ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ +; Top ; User-created ; Source File ; N/A ; Source File ; N/A ; ; ++----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+ + + ++--------------------------------------------------------------------------------------------+ +; Incremental Compilation Placement Preservation ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ; ++----------------+---------+-------------------+-------------------------+-------------------+ +; Top ; 51 ; 0 ; N/A ; Source File ; ++----------------+---------+-------------------+-------------------------+-------------------+ + + ++--------------+ +; Pin-Out File ; ++--------------+ +The pin-out file can be found in D:/projects/quartus/triple_selector_8b/triple_selector_8b.pin. + + ++--------------------------------------------------------------------+ +; Fitter Resource Usage Summary ; ++---------------------------------------------+----------------------+ +; Resource ; Usage ; ++---------------------------------------------+----------------------+ +; Total logic elements ; 16 / 8,256 ( < 1 % ) ; +; -- Combinational with no register ; 16 ; +; -- Register only ; 0 ; +; -- Combinational with a register ; 0 ; +; ; ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 8 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; -- Register only ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 16 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers* ; 0 / 8,646 ( 0 % ) ; +; -- Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; -- I/O registers ; 0 / 390 ( 0 % ) ; +; ; ; +; Total LABs: partially or completely used ; 1 / 516 ( < 1 % ) ; +; User inserted logic elements ; 0 ; +; Virtual pins ; 0 ; +; I/O pins ; 35 / 138 ( 25 % ) ; +; -- Clock pins ; 2 / 4 ( 50 % ) ; +; Global signals ; 0 ; +; M4Ks ; 0 / 36 ( 0 % ) ; +; Total block memory bits ; 0 / 165,888 ( 0 % ) ; +; Total block memory implementation bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; PLLs ; 0 / 2 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; JTAGs ; 0 / 1 ( 0 % ) ; +; ASMI blocks ; 0 / 1 ( 0 % ) ; +; CRC blocks ; 0 / 1 ( 0 % ) ; +; Average interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Peak interconnect usage (total/H/V) ; 0% / 0% / 0% ; +; Maximum fan-out node ; AY ; +; Maximum fan-out ; 8 ; +; Highest non-global fan-out signal ; AY ; +; Highest non-global fan-out ; 8 ; +; Total fan-out ; 64 ; +; Average fan-out ; 1.19 ; ++---------------------------------------------+----------------------+ +* Register count does not include registers inside RAM blocks or DSP blocks. + + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Input Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ +; A0 ; 110 ; 3 ; 34 ; 3 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A1 ; 103 ; 4 ; 32 ; 0 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A2 ; 141 ; 3 ; 34 ; 12 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A3 ; 129 ; 3 ; 34 ; 10 ; 3 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A4 ; 132 ; 3 ; 34 ; 10 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A5 ; 143 ; 3 ; 34 ; 13 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A6 ; 137 ; 3 ; 34 ; 11 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; A7 ; 135 ; 3 ; 34 ; 11 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; AY ; 127 ; 3 ; 34 ; 9 ; 1 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B0 ; 138 ; 3 ; 34 ; 12 ; 3 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B1 ; 134 ; 3 ; 34 ; 11 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B2 ; 105 ; 3 ; 34 ; 1 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B3 ; 130 ; 3 ; 34 ; 10 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B4 ; 128 ; 3 ; 34 ; 9 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B5 ; 144 ; 3 ; 34 ; 13 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B6 ; 115 ; 3 ; 34 ; 4 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; B7 ; 133 ; 3 ; 34 ; 11 ; 3 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; BY ; 31 ; 1 ; 0 ; 8 ; 1 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C0 ; 116 ; 3 ; 34 ; 5 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C1 ; 139 ; 3 ; 34 ; 12 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C2 ; 113 ; 3 ; 34 ; 3 ; 0 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C3 ; 131 ; 3 ; 34 ; 10 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C4 ; 114 ; 3 ; 34 ; 4 ; 2 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C5 ; 145 ; 3 ; 34 ; 14 ; 4 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C6 ; 112 ; 3 ; 34 ; 3 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; C7 ; 118 ; 3 ; 34 ; 7 ; 1 ; 1 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; +; CY ; 142 ; 3 ; 34 ; 12 ; 0 ; 8 ; 0 ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; Off ; Fitter ; ++------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Output Pins ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ +; Y0 ; 107 ; 3 ; 34 ; 2 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y1 ; 15 ; 1 ; 0 ; 14 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y2 ; 87 ; 4 ; 25 ; 0 ; 1 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y3 ; 102 ; 4 ; 32 ; 0 ; 2 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y4 ; 117 ; 3 ; 34 ; 5 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y5 ; 34 ; 1 ; 0 ; 7 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y6 ; 30 ; 1 ; 0 ; 8 ; 0 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; +; Y7 ; 171 ; 2 ; 28 ; 19 ; 3 ; no ; no ; no ; no ; no ; no ; no ; Off ; 3.3-V LVTTL ; 24mA ; Off ; Fitter ; 0 pF ; ++------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+ + + ++------------------------------------------------------------+ +; I/O Bank Usage ; ++----------+------------------+---------------+--------------+ +; I/O Bank ; Usage ; VCCIO Voltage ; VREF Voltage ; ++----------+------------------+---------------+--------------+ +; 1 ; 6 / 32 ( 19 % ) ; 3.3V ; -- ; +; 2 ; 1 / 35 ( 3 % ) ; 3.3V ; -- ; +; 3 ; 28 / 35 ( 80 % ) ; 3.3V ; -- ; +; 4 ; 3 / 36 ( 8 % ) ; 3.3V ; -- ; ++----------+------------------+---------------+--------------+ + + ++------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; All Package Pins ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; Location ; Pad Number ; I/O Bank ; Pin Name/Usage ; Dir. ; I/O Standard ; Voltage ; I/O Type ; User Assignment ; Bus Hold ; Weak Pull Up ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +; 1 ; 0 ; 1 ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 2 ; 1 ; 1 ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; On ; +; 3 ; 2 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 4 ; 3 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 5 ; 4 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 6 ; 5 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 7 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 8 ; 6 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 9 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 10 ; 7 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 11 ; 8 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 12 ; 9 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 13 ; 10 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 14 ; 18 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 15 ; 19 ; 1 ; Y1 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 16 ; 20 ; 1 ; #TDO ; output ; ; ; -- ; ; -- ; -- ; +; 17 ; 21 ; 1 ; #TMS ; input ; ; ; -- ; ; -- ; -- ; +; 18 ; 22 ; 1 ; #TCK ; input ; ; ; -- ; ; -- ; -- ; +; 19 ; 23 ; 1 ; #TDI ; input ; ; ; -- ; ; -- ; -- ; +; 20 ; 24 ; 1 ; ^DATA0 ; input ; ; ; -- ; ; -- ; -- ; +; 21 ; 25 ; 1 ; ^DCLK ; ; ; ; -- ; ; -- ; -- ; +; 22 ; 26 ; 1 ; ^nCE ; ; ; ; -- ; ; -- ; -- ; +; 23 ; 27 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 24 ; 28 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 25 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 26 ; 29 ; 1 ; ^nCONFIG ; ; ; ; -- ; ; -- ; -- ; +; 27 ; 30 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 28 ; 31 ; 1 ; GND+ ; ; ; ; Row I/O ; ; -- ; -- ; +; 29 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 30 ; 32 ; 1 ; Y6 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 31 ; 33 ; 1 ; BY ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 32 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 33 ; 35 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 34 ; 36 ; 1 ; Y5 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 35 ; 37 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 36 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 37 ; 39 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 38 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 39 ; 43 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 40 ; 44 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 41 ; 45 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 42 ; ; 1 ; VCCIO1 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 43 ; 48 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 44 ; 49 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 45 ; 50 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 46 ; 51 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 47 ; 52 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 48 ; 53 ; 1 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 49 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 50 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 51 ; ; ; VCCD_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 52 ; ; ; GND_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 53 ; ; ; VCCA_PLL1 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 54 ; ; ; GNDA_PLL1 ; gnd ; ; ; -- ; ; -- ; -- ; +; 55 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 56 ; 54 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 57 ; 55 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 58 ; 56 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 59 ; 57 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 60 ; 58 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 61 ; 59 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 62 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 63 ; 60 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 64 ; 61 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 65 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 66 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 67 ; 69 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 68 ; 70 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 69 ; 71 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 70 ; 74 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 71 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 72 ; 75 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 73 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 74 ; 76 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 75 ; 77 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 76 ; 78 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 77 ; 79 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 78 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 79 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 80 ; 82 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 81 ; 83 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 82 ; 84 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 83 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 84 ; 85 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 85 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 86 ; 86 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 87 ; 87 ; 4 ; Y2 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 88 ; 88 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 89 ; 89 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 90 ; 90 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 91 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 92 ; 91 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 93 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 94 ; 92 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 95 ; 93 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 96 ; 94 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 97 ; 95 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 98 ; ; 4 ; VCCIO4 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 99 ; 96 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 100 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 101 ; 97 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 102 ; 98 ; 4 ; Y3 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 103 ; 99 ; 4 ; A1 ; input ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 104 ; 100 ; 4 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 105 ; 101 ; 3 ; B2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 106 ; 102 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 107 ; 105 ; 3 ; Y0 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 108 ; 106 ; 3 ; ~LVDS54p/nCEO~ ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 109 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 110 ; 107 ; 3 ; A0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 111 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 112 ; 108 ; 3 ; C6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 113 ; 109 ; 3 ; C2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 114 ; 110 ; 3 ; C4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 115 ; 112 ; 3 ; B6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 116 ; 113 ; 3 ; C0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 117 ; 114 ; 3 ; Y4 ; output ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 118 ; 117 ; 3 ; C7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 119 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 120 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 121 ; 121 ; 3 ; ^nSTATUS ; ; ; ; -- ; ; -- ; -- ; +; 122 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 123 ; 122 ; 3 ; ^CONF_DONE ; ; ; ; -- ; ; -- ; -- ; +; 124 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 125 ; 123 ; 3 ; ^MSEL1 ; ; ; ; -- ; ; -- ; -- ; +; 126 ; 124 ; 3 ; ^MSEL0 ; ; ; ; -- ; ; -- ; -- ; +; 127 ; 125 ; 3 ; AY ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 128 ; 126 ; 3 ; B4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 129 ; 127 ; 3 ; A3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 130 ; 128 ; 3 ; B3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 131 ; 129 ; 3 ; C3 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 132 ; 130 ; 3 ; A4 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 133 ; 131 ; 3 ; B7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 134 ; 132 ; 3 ; B1 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 135 ; 133 ; 3 ; A7 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 136 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 137 ; 134 ; 3 ; A6 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 138 ; 135 ; 3 ; B0 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 139 ; 136 ; 3 ; C1 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 140 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 141 ; 137 ; 3 ; A2 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 142 ; 138 ; 3 ; CY ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 143 ; 141 ; 3 ; A5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 144 ; 142 ; 3 ; B5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 145 ; 143 ; 3 ; C5 ; input ; 3.3-V LVTTL ; ; Row I/O ; N ; no ; Off ; +; 146 ; 149 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 147 ; 150 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 148 ; ; 3 ; VCCIO3 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 149 ; 151 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 150 ; 152 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 151 ; 153 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 152 ; 154 ; 3 ; GND* ; ; ; ; Row I/O ; ; no ; Off ; +; 153 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 154 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 155 ; ; ; VCCD_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 156 ; ; ; GND_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 157 ; ; ; VCCA_PLL2 ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 158 ; ; ; GNDA_PLL2 ; gnd ; ; ; -- ; ; -- ; -- ; +; 159 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 160 ; 155 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 161 ; 156 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 162 ; 157 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 163 ; 158 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 164 ; 159 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 165 ; 160 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 166 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 167 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 168 ; 161 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 169 ; 162 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 170 ; 163 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 171 ; 164 ; 2 ; Y7 ; output ; 3.3-V LVTTL ; ; Column I/O ; N ; no ; Off ; +; 172 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 173 ; 165 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 174 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 175 ; 168 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 176 ; 169 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 177 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 178 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 179 ; 173 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 180 ; 174 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 181 ; 175 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 182 ; 176 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 183 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 184 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 185 ; 180 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 186 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 187 ; 181 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 188 ; 182 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 189 ; 183 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 190 ; ; ; VCCINT ; power ; ; 1.2V ; -- ; ; -- ; -- ; +; 191 ; 184 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 192 ; 185 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 193 ; 186 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 194 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 195 ; 187 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 196 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 197 ; 191 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 198 ; 192 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 199 ; 195 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 200 ; 196 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 201 ; 197 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 202 ; ; 2 ; VCCIO2 ; power ; ; 3.3V ; -- ; ; -- ; -- ; +; 203 ; 198 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 204 ; ; ; GND ; gnd ; ; ; -- ; ; -- ; -- ; +; 205 ; 199 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 206 ; 200 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 207 ; 201 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; +; 208 ; 202 ; 2 ; GND* ; ; ; ; Column I/O ; ; no ; Off ; ++----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+ +Note: Pin directions (input, output or bidir) are based on device operating in user mode. + + ++-------------------------------------------------------------------------------+ +; Output Pin Default Load For Reported TCO ; ++----------------------------------+-------+------------------------------------+ +; I/O Standard ; Load ; Termination Resistance ; ++----------------------------------+-------+------------------------------------+ +; 3.3-V LVTTL ; 0 pF ; Not Available ; +; 3.3-V LVCMOS ; 0 pF ; Not Available ; +; 2.5 V ; 0 pF ; Not Available ; +; 1.8 V ; 0 pF ; Not Available ; +; 1.5 V ; 0 pF ; Not Available ; +; 3.3-V PCI ; 10 pF ; 25 Ohm (Parallel) ; +; 3.3-V PCI-X ; 10 pF ; 25 Ohm (Parallel) ; +; SSTL-2 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-2 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class I ; 0 pF ; 50 Ohm (Parallel), 25 Ohm (Serial) ; +; SSTL-18 Class II ; 0 pF ; 25 Ohm (Parallel), 25 Ohm (Serial) ; +; 1.5-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.5-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; 1.8-V HSTL Class I ; 0 pF ; 50 Ohm (Parallel) ; +; 1.8-V HSTL Class II ; 0 pF ; 25 Ohm (Parallel) ; +; Differential SSTL-2 ; 0 pF ; (See SSTL-2) ; +; Differential 2.5-V SSTL Class II ; 0 pF ; (See SSTL-2 Class II) ; +; Differential 1.8-V SSTL Class I ; 0 pF ; (See 1.8-V SSTL Class I) ; +; Differential 1.8-V SSTL Class II ; 0 pF ; (See 1.8-V SSTL Class II) ; +; Differential 1.5-V HSTL Class I ; 0 pF ; (See 1.5-V HSTL Class I) ; +; Differential 1.5-V HSTL Class II ; 0 pF ; (See 1.5-V HSTL Class II) ; +; Differential 1.8-V HSTL Class I ; 0 pF ; (See 1.8-V HSTL Class I) ; +; Differential 1.8-V HSTL Class II ; 0 pF ; (See 1.8-V HSTL Class II) ; +; LVDS ; 0 pF ; 100 Ohm (Differential) ; +; mini-LVDS ; 0 pF ; 100 Ohm (Differential) ; +; RSDS ; 0 pF ; 100 Ohm (Differential) ; +; Simple RSDS ; 0 pF ; Not Available ; +; Differential LVPECL ; 0 pF ; 100 Ohm (Differential) ; ++----------------------------------+-------+------------------------------------+ +Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables. + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Fitter Resource Utilization by Entity ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; Compilation Hierarchy Node ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +; |triple_selector_8b ; 16 (16) ; 0 (0) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 0 ; 35 ; 0 ; 16 (16) ; 0 (0) ; 0 (0) ; |triple_selector_8b ; work ; ++----------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++-------------------------------------------------------------------------------+ +; Delay Chain Summary ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Name ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; ++------+----------+---------------+---------------+-----------------------+-----+ +; Y0 ; Output ; -- ; -- ; -- ; -- ; +; Y1 ; Output ; -- ; -- ; -- ; -- ; +; Y2 ; Output ; -- ; -- ; -- ; -- ; +; Y3 ; Output ; -- ; -- ; -- ; -- ; +; Y4 ; Output ; -- ; -- ; -- ; -- ; +; Y5 ; Output ; -- ; -- ; -- ; -- ; +; Y6 ; Output ; -- ; -- ; -- ; -- ; +; Y7 ; Output ; -- ; -- ; -- ; -- ; +; B0 ; Input ; 6 ; 6 ; -- ; -- ; +; A0 ; Input ; 6 ; 6 ; -- ; -- ; +; AY ; Input ; 6 ; 6 ; -- ; -- ; +; BY ; Input ; 6 ; 6 ; -- ; -- ; +; C0 ; Input ; 6 ; 6 ; -- ; -- ; +; CY ; Input ; 6 ; 6 ; -- ; -- ; +; A1 ; Input ; 6 ; 6 ; -- ; -- ; +; B1 ; Input ; 6 ; 6 ; -- ; -- ; +; C1 ; Input ; 6 ; 6 ; -- ; -- ; +; A2 ; Input ; 6 ; 6 ; -- ; -- ; +; B2 ; Input ; 6 ; 6 ; -- ; -- ; +; C2 ; Input ; 6 ; 6 ; -- ; -- ; +; A3 ; Input ; 0 ; 0 ; -- ; -- ; +; B3 ; Input ; 0 ; 0 ; -- ; -- ; +; C3 ; Input ; 0 ; 0 ; -- ; -- ; +; A4 ; Input ; 0 ; 0 ; -- ; -- ; +; B4 ; Input ; 6 ; 6 ; -- ; -- ; +; C4 ; Input ; 6 ; 6 ; -- ; -- ; +; A5 ; Input ; 6 ; 6 ; -- ; -- ; +; B5 ; Input ; 6 ; 6 ; -- ; -- ; +; C5 ; Input ; 6 ; 6 ; -- ; -- ; +; A6 ; Input ; 6 ; 6 ; -- ; -- ; +; B6 ; Input ; 6 ; 6 ; -- ; -- ; +; C6 ; Input ; 6 ; 6 ; -- ; -- ; +; A7 ; Input ; 6 ; 6 ; -- ; -- ; +; B7 ; Input ; 6 ; 6 ; -- ; -- ; +; C7 ; Input ; 6 ; 6 ; -- ; -- ; ++------+----------+---------------+---------------+-----------------------+-----+ + + ++---------------------------------------------------+ +; Pad To Core Delay Chain Fanout ; ++---------------------+-------------------+---------+ +; Source Pin / Fanout ; Pad To Core Index ; Setting ; ++---------------------+-------------------+---------+ +; B0 ; ; ; +; - inst3~0 ; 1 ; 6 ; +; A0 ; ; ; +; - inst3~0 ; 0 ; 6 ; +; AY ; ; ; +; - inst3~0 ; 0 ; 6 ; +; - inst7~0 ; 0 ; 6 ; +; - inst11~0 ; 0 ; 6 ; +; - inst15~0 ; 0 ; 6 ; +; - inst19~0 ; 0 ; 6 ; +; - inst23~0 ; 0 ; 6 ; +; - inst27~0 ; 0 ; 6 ; +; - inst31~0 ; 0 ; 6 ; +; BY ; ; ; +; - inst3~0 ; 1 ; 6 ; +; - inst7~0 ; 1 ; 6 ; +; - inst11~0 ; 1 ; 6 ; +; - inst15~0 ; 1 ; 6 ; +; - inst19~0 ; 1 ; 6 ; +; - inst23~0 ; 1 ; 6 ; +; - inst27~0 ; 1 ; 6 ; +; - inst31~0 ; 1 ; 6 ; +; C0 ; ; ; +; - inst3 ; 0 ; 6 ; +; CY ; ; ; +; - inst3 ; 1 ; 6 ; +; - inst7 ; 1 ; 6 ; +; - inst11 ; 1 ; 6 ; +; - inst15 ; 1 ; 6 ; +; - inst19 ; 1 ; 6 ; +; - inst23 ; 1 ; 6 ; +; - inst27 ; 1 ; 6 ; +; - inst31 ; 1 ; 6 ; +; A1 ; ; ; +; - inst7~0 ; 0 ; 6 ; +; B1 ; ; ; +; - inst7~0 ; 1 ; 6 ; +; C1 ; ; ; +; - inst7 ; 0 ; 6 ; +; A2 ; ; ; +; - inst11~0 ; 1 ; 6 ; +; B2 ; ; ; +; - inst11~0 ; 0 ; 6 ; +; C2 ; ; ; +; - inst11 ; 0 ; 6 ; +; A3 ; ; ; +; B3 ; ; ; +; C3 ; ; ; +; A4 ; ; ; +; B4 ; ; ; +; - inst19~0 ; 1 ; 6 ; +; C4 ; ; ; +; - inst19 ; 1 ; 6 ; +; A5 ; ; ; +; - inst23~0 ; 1 ; 6 ; +; B5 ; ; ; +; - inst23~0 ; 0 ; 6 ; +; C5 ; ; ; +; - inst23 ; 0 ; 6 ; +; A6 ; ; ; +; - inst27~0 ; 1 ; 6 ; +; B6 ; ; ; +; - inst27~0 ; 0 ; 6 ; +; C6 ; ; ; +; - inst27 ; 1 ; 6 ; +; A7 ; ; ; +; - inst31~0 ; 1 ; 6 ; +; B7 ; ; ; +; - inst31~0 ; 1 ; 6 ; +; C7 ; ; ; +; - inst31 ; 0 ; 6 ; ++---------------------+-------------------+---------+ + + ++---------------------------------+ +; Non-Global High Fan-Out Signals ; ++----------+----------------------+ +; Name ; Fan-Out ; ++----------+----------------------+ +; CY ; 8 ; +; BY ; 8 ; +; AY ; 8 ; +; C7 ; 1 ; +; B7 ; 1 ; +; A7 ; 1 ; +; C6 ; 1 ; +; B6 ; 1 ; +; A6 ; 1 ; +; C5 ; 1 ; +; B5 ; 1 ; +; A5 ; 1 ; +; C4 ; 1 ; +; B4 ; 1 ; +; A4 ; 1 ; +; C3 ; 1 ; +; B3 ; 1 ; +; A3 ; 1 ; +; C2 ; 1 ; +; B2 ; 1 ; +; A2 ; 1 ; +; C1 ; 1 ; +; B1 ; 1 ; +; A1 ; 1 ; +; C0 ; 1 ; +; A0 ; 1 ; +; B0 ; 1 ; +; inst31 ; 1 ; +; inst31~0 ; 1 ; +; inst27 ; 1 ; +; inst27~0 ; 1 ; +; inst23 ; 1 ; +; inst23~0 ; 1 ; +; inst19 ; 1 ; +; inst19~0 ; 1 ; +; inst15 ; 1 ; +; inst15~0 ; 1 ; +; inst11 ; 1 ; +; inst11~0 ; 1 ; +; inst7 ; 1 ; +; inst7~0 ; 1 ; +; inst3 ; 1 ; +; inst3~0 ; 1 ; ++----------+----------------------+ + + ++----------------------------------------------------+ +; Interconnect Usage Summary ; ++----------------------------+-----------------------+ +; Interconnect Resource Type ; Usage ; ++----------------------------+-----------------------+ +; Block interconnects ; 36 / 26,052 ( < 1 % ) ; +; C16 interconnects ; 1 / 1,156 ( < 1 % ) ; +; C4 interconnects ; 47 / 17,952 ( < 1 % ) ; +; Direct links ; 0 / 26,052 ( 0 % ) ; +; Global clocks ; 0 / 8 ( 0 % ) ; +; Local interconnects ; 8 / 8,256 ( < 1 % ) ; +; R24 interconnects ; 5 / 1,020 ( < 1 % ) ; +; R4 interconnects ; 28 / 22,440 ( < 1 % ) ; ++----------------------------+-----------------------+ + + ++---------------------------------------------------------------------------+ +; LAB Logic Elements ; ++---------------------------------------------+-----------------------------+ +; Number of Logic Elements (Average = 16.00) ; Number of LABs (Total = 1) ; ++---------------------------------------------+-----------------------------+ +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++---------------------------------------------+-----------------------------+ + + ++----------------------------------------------------------------------------+ +; LAB Signals Sourced ; ++----------------------------------------------+-----------------------------+ +; Number of Signals Sourced (Average = 16.00) ; Number of LABs (Total = 1) ; ++----------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 1 ; ++----------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------------+ +; LAB Signals Sourced Out ; ++-------------------------------------------------+-----------------------------+ +; Number of Signals Sourced Out (Average = 8.00) ; Number of LABs (Total = 1) ; ++-------------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 1 ; ++-------------------------------------------------+-----------------------------+ + + ++----------------------------------------------------------------------------+ +; LAB Distinct Inputs ; ++----------------------------------------------+-----------------------------+ +; Number of Distinct Inputs (Average = 27.00) ; Number of LABs (Total = 1) ; ++----------------------------------------------+-----------------------------+ +; 0 ; 0 ; +; 1 ; 0 ; +; 2 ; 0 ; +; 3 ; 0 ; +; 4 ; 0 ; +; 5 ; 0 ; +; 6 ; 0 ; +; 7 ; 0 ; +; 8 ; 0 ; +; 9 ; 0 ; +; 10 ; 0 ; +; 11 ; 0 ; +; 12 ; 0 ; +; 13 ; 0 ; +; 14 ; 0 ; +; 15 ; 0 ; +; 16 ; 0 ; +; 17 ; 0 ; +; 18 ; 0 ; +; 19 ; 0 ; +; 20 ; 0 ; +; 21 ; 0 ; +; 22 ; 0 ; +; 23 ; 0 ; +; 24 ; 0 ; +; 25 ; 0 ; +; 26 ; 0 ; +; 27 ; 1 ; ++----------------------------------------------+-----------------------------+ + + ++-------------------------------------------------------------------------+ +; Fitter Device Options ; ++----------------------------------------------+--------------------------+ +; Option ; Setting ; ++----------------------------------------------+--------------------------+ +; Enable user-supplied start-up clock (CLKUSR) ; Off ; +; Enable device-wide reset (DEV_CLRn) ; Off ; +; Enable device-wide output enable (DEV_OE) ; Off ; +; Enable INIT_DONE output ; Off ; +; Configuration scheme ; Active Serial ; +; Error detection CRC ; Off ; +; nCEO ; As output driving ground ; +; ASDO,nCSO ; As input tri-stated ; +; Reserve all unused pins ; As output driving ground ; +; Base pin-out file on sameframe device ; Off ; ++----------------------------------------------+--------------------------+ + + ++------------------------------------+ +; Operating Settings and Conditions ; ++---------------------------+--------+ +; Setting ; Value ; ++---------------------------+--------+ +; Nominal Core Voltage ; 1.20 V ; +; Low Junction Temperature ; 0 °C ; +; High Junction Temperature ; 85 °C ; ++---------------------------+--------+ + + ++------------------------------------------------------------+ +; Estimated Delay Added for Hold Timing ; ++-----------------+----------------------+-------------------+ +; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ; ++-----------------+----------------------+-------------------+ + + ++----------------------------+ +; Advanced Data - General ; ++--------------------+-------+ +; Name ; Value ; ++--------------------+-------+ +; Status Code ; 0 ; +; Desired User Slack ; 0 ; +; Fit Attempts ; 1 ; ++--------------------+-------+ + + ++-------------------------------------------------------------------------------+ +; Advanced Data - Placement Preparation ; ++------------------------------------------------------------------+------------+ +; Name ; Value ; ++------------------------------------------------------------------+------------+ +; Auto Fit Point 1 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Internal Atom Count - Fit Attempt 1 ; 17 ; +; LE/ALM Count - Fit Attempt 1 ; 17 ; +; LAB Count - Fit Attempt 1 ; 2 ; +; Outputs per Lab - Fit Attempt 1 ; 4.000 ; +; Inputs per LAB - Fit Attempt 1 ; 13.500 ; +; Global Inputs per LAB - Fit Attempt 1 ; 0.000 ; +; LAB Constraint 'non-global clock + sync load' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'non-global controls' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'non-global + aclr' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'global non-clock non-aclr' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'global controls' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'deterministic LABSMUXA/LABXMUXB' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'deterministic LABSMUXC/LABXMUXD' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'aclr constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'true sload_sclear pair' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'constant sload_sclear pair' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'has placement constraint' - Fit Attempt 1 ; 0:2 ; +; LAB Constraint 'group hierarchy constraint' - Fit Attempt 1 ; 0:1;1:1 ; +; LEs in Chains - Fit Attempt 1 ; 0 ; +; LEs in Long Chains - Fit Attempt 1 ; 0 ; +; LABs with Chains - Fit Attempt 1 ; 0 ; +; LABs with Multiple Chains - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------------------------------------+------------+ + + ++--------------------------------------------------+ +; Advanced Data - Placement ; ++-------------------------------------+------------+ +; Name ; Value ; ++-------------------------------------+------------+ +; Auto Fit Point 2 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 5 - Fit Attempt 1 ; ff ; +; Mid Wire Use - Fit Attempt 1 ; 0 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Auto Fit Point 6 - Fit Attempt 1 ; ff ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Late Slack - Fit Attempt 1 ; 2147483639 ; +; Peak Regional Wire - Fit Attempt 1 ; 0.000 ; +; Auto Fit Point 7 - Fit Attempt 1 ; ff ; +; Time - Fit Attempt 1 ; 0 ; +; Time in tsm_tan.dll - Fit Attempt 1 ; 0.016 ; ++-------------------------------------+------------+ + + ++--------------------------------------------------+ +; Advanced Data - Routing ; ++------------------------------------+-------------+ +; Name ; Value ; ++------------------------------------+-------------+ +; Early Slack - Fit Attempt 1 ; 2147483639 ; +; Early Wire Use - Fit Attempt 1 ; 0 ; +; Peak Regional Wire - Fit Attempt 1 ; 1 ; +; Mid Slack - Fit Attempt 1 ; 2147483639 ; +; Late Slack - Fit Attempt 1 ; -2147483648 ; +; Late Wire Use - Fit Attempt 1 ; 0 ; +; Time - Fit Attempt 1 ; 0 ; ++------------------------------------+-------------+ + + ++-----------------+ +; Fitter Messages ; ++-----------------+ +Info: ******************************************************************* +Info: Running Quartus II Fitter + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:24:26 2022 +Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Selected device EP2C8Q208C8 for design "triple_selector_8b" +Info: Low junction temperature is 0 degrees C +Info: High junction temperature is 85 degrees C +Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time +Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices + Info: Device EP2C5Q208C8 is compatible + Info: Device EP2C5Q208I8 is compatible + Info: Device EP2C8Q208I8 is compatible +Info: Fitter converted 3 user pins into dedicated programming pins + Info: Pin ~ASDO~ is reserved at location 1 + Info: Pin ~nCSO~ is reserved at location 2 + Info: Pin ~LVDS54p/nCEO~ is reserved at location 108 +Warning: No exact pin location assignment(s) for 35 pins of 35 total pins + Info: Pin Y0 not assigned to an exact location on the device + Info: Pin Y1 not assigned to an exact location on the device + Info: Pin Y2 not assigned to an exact location on the device + Info: Pin Y3 not assigned to an exact location on the device + Info: Pin Y4 not assigned to an exact location on the device + Info: Pin Y5 not assigned to an exact location on the device + Info: Pin Y6 not assigned to an exact location on the device + Info: Pin Y7 not assigned to an exact location on the device + Info: Pin B0 not assigned to an exact location on the device + Info: Pin A0 not assigned to an exact location on the device + Info: Pin AY not assigned to an exact location on the device + Info: Pin BY not assigned to an exact location on the device + Info: Pin C0 not assigned to an exact location on the device + Info: Pin CY not assigned to an exact location on the device + Info: Pin A1 not assigned to an exact location on the device + Info: Pin B1 not assigned to an exact location on the device + Info: Pin C1 not assigned to an exact location on the device + Info: Pin A2 not assigned to an exact location on the device + Info: Pin B2 not assigned to an exact location on the device + Info: Pin C2 not assigned to an exact location on the device + Info: Pin A3 not assigned to an exact location on the device + Info: Pin B3 not assigned to an exact location on the device + Info: Pin C3 not assigned to an exact location on the device + Info: Pin A4 not assigned to an exact location on the device + Info: Pin B4 not assigned to an exact location on the device + Info: Pin C4 not assigned to an exact location on the device + Info: Pin A5 not assigned to an exact location on the device + Info: Pin B5 not assigned to an exact location on the device + Info: Pin C5 not assigned to an exact location on the device + Info: Pin A6 not assigned to an exact location on the device + Info: Pin B6 not assigned to an exact location on the device + Info: Pin C6 not assigned to an exact location on the device + Info: Pin A7 not assigned to an exact location on the device + Info: Pin B7 not assigned to an exact location on the device + Info: Pin C7 not assigned to an exact location on the device +Info: Fitter is using the Classic Timing Analyzer +Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time. +Info: Starting register packing +Info: Finished register packing + Extra Info: No registers were packed into other blocks +Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement + Info: Number of I/O pins in group: 35 (unused VREF, 3.3V VCCIO, 27 input, 8 output, 0 bidirectional) + Info: I/O standards used: 3.3-V LVTTL. +Info: I/O bank details before I/O pin placement + Info: Statistics of I/O banks + Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used -- 30 pins available + Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 35 pins available + Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used -- 34 pins available + Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used -- 36 pins available +Info: Fitter preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement preparation operations beginning +Info: Fitter placement preparation operations ending: elapsed time is 00:00:00 +Info: Fitter placement operations beginning +Info: Fitter placement was successful +Info: Fitter placement operations ending: elapsed time is 00:00:00 +Info: Fitter routing operations beginning +Info: Average interconnect usage is 0% of the available device resources + Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y10 to location X34_Y19 +Info: Fitter routing operations ending: elapsed time is 00:00:00 +Info: The Fitter performed an Auto Fit compilation. Optimizations were skipped to reduce compilation time. + Info: Optimizations that may affect the design's routability were skipped + Info: Optimizations that may affect the design's timing were skipped +Info: Started post-fitting delay annotation +Warning: Found 8 output pins without output pin load capacitance assignment + Info: Pin "Y0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y2" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y4" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y5" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y6" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis + Info: Pin "Y7" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis +Info: Delay annotation completed successfully +Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'. +Info: Generated suppressed messages file D:/projects/quartus/triple_selector_8b/triple_selector_8b.fit.smsg +Info: Quartus II Fitter was successful. 0 errors, 3 warnings + Info: Peak virtual memory: 306 megabytes + Info: Processing ended: Mon Mar 07 10:24:27 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:01 + + ++----------------------------+ +; Fitter Suppressed Messages ; ++----------------------------+ +The suppressed messages can be found in D:/projects/quartus/triple_selector_8b/triple_selector_8b.fit.smsg. + + diff --git a/triple_selector_8b/triple_selector_8b.fit.smsg b/triple_selector_8b/triple_selector_8b.fit.smsg new file mode 100644 index 0000000..14764e7 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.fit.smsg @@ -0,0 +1,6 @@ +Extra Info: Performing register packing on registers with non-logic cell location assignments +Extra Info: Completed register packing on registers with non-logic cell location assignments +Extra Info: Started Fast Input/Output/OE register processing +Extra Info: Finished Fast Input/Output/OE register processing +Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density +Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks diff --git a/triple_selector_8b/triple_selector_8b.fit.summary b/triple_selector_8b/triple_selector_8b.fit.summary new file mode 100644 index 0000000..e668314 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.fit.summary @@ -0,0 +1,16 @@ +Fitter Status : Successful - Mon Mar 07 10:24:27 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : triple_selector_8b +Top-level Entity Name : triple_selector_8b +Family : Cyclone II +Device : EP2C8Q208C8 +Timing Models : Final +Total logic elements : 16 / 8,256 ( < 1 % ) + Total combinational functions : 16 / 8,256 ( < 1 % ) + Dedicated logic registers : 0 / 8,256 ( 0 % ) +Total registers : 0 +Total pins : 35 / 138 ( 25 % ) +Total virtual pins : 0 +Total memory bits : 0 / 165,888 ( 0 % ) +Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % ) +Total PLLs : 0 / 2 ( 0 % ) diff --git a/triple_selector_8b/triple_selector_8b.flow.rpt b/triple_selector_8b/triple_selector_8b.flow.rpt new file mode 100644 index 0000000..6342bf2 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.flow.rpt @@ -0,0 +1,120 @@ +Flow report for triple_selector_8b +Mon Mar 07 10:24:29 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Flow Summary + 3. Flow Settings + 4. Flow Non-Default Global Settings + 5. Flow Elapsed Time + 6. Flow OS Summary + 7. Flow Log + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Flow Summary ; ++------------------------------------+----------------------------------------------+ +; Flow Status ; Successful - Mon Mar 07 10:24:29 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; triple_selector_8b ; +; Top-level Entity Name ; triple_selector_8b ; +; Family ; Cyclone II ; +; Device ; EP2C8Q208C8 ; +; Timing Models ; Final ; +; Met timing requirements ; Yes ; +; Total logic elements ; 16 / 8,256 ( < 1 % ) ; +; Total combinational functions ; 16 / 8,256 ( < 1 % ) ; +; Dedicated logic registers ; 0 / 8,256 ( 0 % ) ; +; Total registers ; 0 ; +; Total pins ; 35 / 138 ( 25 % ) ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 / 165,888 ( 0 % ) ; +; Embedded Multiplier 9-bit elements ; 0 / 36 ( 0 % ) ; +; Total PLLs ; 0 / 2 ( 0 % ) ; ++------------------------------------+----------------------------------------------+ + + ++-----------------------------------------+ +; Flow Settings ; ++-------------------+---------------------+ +; Option ; Setting ; ++-------------------+---------------------+ +; Start date & time ; 03/07/2022 10:24:25 ; +; Main task ; Compilation ; +; Revision Name ; triple_selector_8b ; ++-------------------+---------------------+ + + ++---------------------------------------------------------------------------------------------------------------------+ +; Flow Non-Default Global Settings ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; Assignment Name ; Value ; Default Value ; Entity Name ; Section Id ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ +; COMPILER_SIGNATURE_ID ; 220283517943889.164661986528660 ; -- ; -- ; -- ; +; MAX_CORE_JUNCTION_TEMP ; 85 ; -- ; -- ; -- ; +; MIN_CORE_JUNCTION_TEMP ; 0 ; -- ; -- ; -- ; +; PARTITION_COLOR ; 16764057 ; -- ; -- ; Top ; +; PARTITION_NETLIST_TYPE ; SOURCE ; -- ; -- ; Top ; +; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off ; -- ; -- ; eda_blast_fpga ; ++------------------------------------+---------------------------------+---------------+-------------+----------------+ + + ++-----------------------------------------------------------------------------------------------------------------------------+ +; Flow Elapsed Time ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Module Name ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ +; Analysis & Synthesis ; 00:00:00 ; 1.0 ; 245 MB ; 00:00:00 ; +; Fitter ; 00:00:01 ; 1.0 ; 306 MB ; 00:00:01 ; +; Assembler ; 00:00:01 ; 1.0 ; 242 MB ; 00:00:00 ; +; Classic Timing Analyzer ; 00:00:00 ; 1.0 ; 198 MB ; 00:00:00 ; +; Total ; 00:00:02 ; -- ; -- ; 00:00:01 ; ++-------------------------+--------------+-------------------------+---------------------+------------------------------------+ + + ++------------------------------------------------------------------------------------------+ +; Flow OS Summary ; ++-------------------------+------------------+---------------+------------+----------------+ +; Module Name ; Machine Hostname ; OS Name ; OS Version ; Processor type ; ++-------------------------+------------------+---------------+------------+----------------+ +; Analysis & Synthesis ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Fitter ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Assembler ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; +; Classic Timing Analyzer ; Polyphony ; Windows Vista ; 6.2 ; x86_64 ; ++-------------------------+------------------+---------------+------------+----------------+ + + +------------ +; Flow Log ; +------------ +quartus_map --read_settings_files=on --write_settings_files=off triple_selector_8b -c triple_selector_8b +quartus_fit --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b +quartus_asm --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b +quartus_tan --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b --timing_analysis_only + + + diff --git a/triple_selector_8b/triple_selector_8b.map.rpt b/triple_selector_8b/triple_selector_8b.map.rpt new file mode 100644 index 0000000..f157c1b --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.map.rpt @@ -0,0 +1,218 @@ +Analysis & Synthesis report for triple_selector_8b +Mon Mar 07 10:24:26 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Analysis & Synthesis Summary + 3. Analysis & Synthesis Settings + 4. Analysis & Synthesis Source Files Read + 5. Analysis & Synthesis Resource Usage Summary + 6. Analysis & Synthesis Resource Utilization by Entity + 7. General Register Statistics + 8. Analysis & Synthesis Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------+ +; Analysis & Synthesis Summary ; ++------------------------------------+----------------------------------------------+ +; Analysis & Synthesis Status ; Successful - Mon Mar 07 10:24:25 2022 ; +; Quartus II Version ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ; +; Revision Name ; triple_selector_8b ; +; Top-level Entity Name ; triple_selector_8b ; +; Family ; Cyclone II ; +; Total logic elements ; 16 ; +; Total combinational functions ; 16 ; +; Dedicated logic registers ; 0 ; +; Total registers ; 0 ; +; Total pins ; 35 ; +; Total virtual pins ; 0 ; +; Total memory bits ; 0 ; +; Embedded Multiplier 9-bit elements ; 0 ; +; Total PLLs ; 0 ; ++------------------------------------+----------------------------------------------+ + + ++--------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Settings ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Option ; Setting ; Default Value ; ++--------------------------------------------------------------+--------------------+--------------------+ +; Device ; EP2C8Q208C8 ; ; +; Top-level entity name ; triple_selector_8b ; triple_selector_8b ; +; Family name ; Cyclone II ; Stratix II ; +; Use Generated Physical Constraints File ; Off ; ; +; Use smart compilation ; Off ; Off ; +; Restructure Multiplexers ; Auto ; Auto ; +; Create Debugging Nodes for IP Cores ; Off ; Off ; +; Preserve fewer node names ; On ; On ; +; Disable OpenCore Plus hardware evaluation ; Off ; Off ; +; Verilog Version ; Verilog_2001 ; Verilog_2001 ; +; VHDL Version ; VHDL93 ; VHDL93 ; +; State Machine Processing ; Auto ; Auto ; +; Safe State Machine ; Off ; Off ; +; Extract Verilog State Machines ; On ; On ; +; Extract VHDL State Machines ; On ; On ; +; Ignore Verilog initial constructs ; Off ; Off ; +; Iteration limit for constant Verilog loops ; 5000 ; 5000 ; +; Iteration limit for non-constant Verilog loops ; 250 ; 250 ; +; Add Pass-Through Logic to Inferred RAMs ; On ; On ; +; Parallel Synthesis ; Off ; Off ; +; DSP Block Balancing ; Auto ; Auto ; +; NOT Gate Push-Back ; On ; On ; +; Power-Up Don't Care ; On ; On ; +; Remove Redundant Logic Cells ; Off ; Off ; +; Remove Duplicate Registers ; On ; On ; +; Ignore CARRY Buffers ; Off ; Off ; +; Ignore CASCADE Buffers ; Off ; Off ; +; Ignore GLOBAL Buffers ; Off ; Off ; +; Ignore ROW GLOBAL Buffers ; Off ; Off ; +; Ignore LCELL Buffers ; Off ; Off ; +; Ignore SOFT Buffers ; On ; On ; +; Limit AHDL Integers to 32 Bits ; Off ; Off ; +; Optimization Technique ; Balanced ; Balanced ; +; Carry Chain Length ; 70 ; 70 ; +; Auto Carry Chains ; On ; On ; +; Auto Open-Drain Pins ; On ; On ; +; Perform WYSIWYG Primitive Resynthesis ; Off ; Off ; +; Auto ROM Replacement ; On ; On ; +; Auto RAM Replacement ; On ; On ; +; Auto Shift Register Replacement ; Auto ; Auto ; +; Auto Clock Enable Replacement ; On ; On ; +; Strict RAM Replacement ; Off ; Off ; +; Allow Synchronous Control Signals ; On ; On ; +; Force Use of Synchronous Clear Signals ; Off ; Off ; +; Auto RAM to Logic Cell Conversion ; Off ; Off ; +; Auto Resource Sharing ; Off ; Off ; +; Allow Any RAM Size For Recognition ; Off ; Off ; +; Allow Any ROM Size For Recognition ; Off ; Off ; +; Allow Any Shift Register Size For Recognition ; Off ; Off ; +; Use LogicLock Constraints during Resource Balancing ; On ; On ; +; Ignore translate_off and synthesis_off directives ; Off ; Off ; +; Timing-Driven Synthesis ; Off ; Off ; +; Show Parameter Settings Tables in Synthesis Report ; On ; On ; +; Ignore Maximum Fan-Out Assignments ; Off ; Off ; +; Synchronization Register Chain Length ; 2 ; 2 ; +; PowerPlay Power Optimization ; Normal compilation ; Normal compilation ; +; HDL message level ; Level2 ; Level2 ; +; Suppress Register Optimization Related Messages ; Off ; Off ; +; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ; +; Number of Inverted Registers Reported in Synthesis Report ; 100 ; 100 ; +; Clock MUX Protection ; On ; On ; +; Auto Gated Clock Conversion ; Off ; Off ; +; Block Design Naming ; Auto ; Auto ; +; SDC constraint protection ; Off ; Off ; +; Synthesis Effort ; Auto ; Auto ; +; Shift Register Replacement - Allow Asynchronous Clear Signal ; On ; On ; +; Analysis & Synthesis Message Level ; Medium ; Medium ; ++--------------------------------------------------------------+--------------------+--------------------+ + + ++---------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Source Files Read ; ++----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+ +; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ; ++----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+ +; triple_selector_8b.bdf ; yes ; User Block Diagram/Schematic File ; D:/projects/quartus/triple_selector_8b/triple_selector_8b.bdf ; ++----------------------------------+-----------------+------------------------------------+---------------------------------------------------------------+ + + ++-----------------------------------------------------+ +; Analysis & Synthesis Resource Usage Summary ; ++---------------------------------------------+-------+ +; Resource ; Usage ; ++---------------------------------------------+-------+ +; Estimated Total logic elements ; 16 ; +; ; ; +; Total combinational functions ; 16 ; +; Logic element usage by number of LUT inputs ; ; +; -- 4 input functions ; 8 ; +; -- 3 input functions ; 8 ; +; -- <=2 input functions ; 0 ; +; ; ; +; Logic elements by mode ; ; +; -- normal mode ; 16 ; +; -- arithmetic mode ; 0 ; +; ; ; +; Total registers ; 0 ; +; -- Dedicated logic registers ; 0 ; +; -- I/O registers ; 0 ; +; ; ; +; I/O pins ; 35 ; +; Maximum fan-out node ; AY ; +; Maximum fan-out ; 8 ; +; Total fan-out ; 64 ; +; Average fan-out ; 1.25 ; ++---------------------------------------------+-------+ + + ++-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+ +; Analysis & Synthesis Resource Utilization by Entity ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +; |triple_selector_8b ; 16 (16) ; 0 (0) ; 0 ; 0 ; 0 ; 0 ; 35 ; 0 ; |triple_selector_8b ; work ; ++----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+ +Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy. + + ++------------------------------------------------------+ +; General Register Statistics ; ++----------------------------------------------+-------+ +; Statistic ; Value ; ++----------------------------------------------+-------+ +; Total registers ; 0 ; +; Number of registers using Synchronous Clear ; 0 ; +; Number of registers using Synchronous Load ; 0 ; +; Number of registers using Asynchronous Clear ; 0 ; +; Number of registers using Asynchronous Load ; 0 ; +; Number of registers using Clock Enable ; 0 ; +; Number of registers using Preset ; 0 ; ++----------------------------------------------+-------+ + + ++-------------------------------+ +; Analysis & Synthesis Messages ; ++-------------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Analysis & Synthesis + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:24:25 2022 +Info: Command: quartus_map --read_settings_files=on --write_settings_files=off triple_selector_8b -c triple_selector_8b +Info: Found 1 design units, including 1 entities, in source file triple_selector_8b.bdf + Info: Found entity 1: triple_selector_8b +Info: Elaborating entity "triple_selector_8b" for the top level hierarchy +Info: Implemented 51 device resources after synthesis - the final resource count might be different + Info: Implemented 27 input pins + Info: Implemented 8 output pins + Info: Implemented 16 logic cells +Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 249 megabytes + Info: Processing ended: Mon Mar 07 10:24:26 2022 + Info: Elapsed time: 00:00:01 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/triple_selector_8b/triple_selector_8b.map.summary b/triple_selector_8b/triple_selector_8b.map.summary new file mode 100644 index 0000000..1508710 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.map.summary @@ -0,0 +1,14 @@ +Analysis & Synthesis Status : Successful - Mon Mar 07 10:24:25 2022 +Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition +Revision Name : triple_selector_8b +Top-level Entity Name : triple_selector_8b +Family : Cyclone II +Total logic elements : 16 + Total combinational functions : 16 + Dedicated logic registers : 0 +Total registers : 0 +Total pins : 35 +Total virtual pins : 0 +Total memory bits : 0 +Embedded Multiplier 9-bit elements : 0 +Total PLLs : 0 diff --git a/triple_selector_8b/triple_selector_8b.pin b/triple_selector_8b/triple_selector_8b.pin new file mode 100644 index 0000000..232228d --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.pin @@ -0,0 +1,278 @@ + -- Copyright (C) 1991-2009 Altera Corporation + -- Your use of Altera Corporation's design tools, logic functions + -- and other software and tools, and its AMPP partner logic + -- functions, and any output files from any of the foregoing + -- (including device programming or simulation files), and any + -- associated documentation or information are expressly subject + -- to the terms and conditions of the Altera Program License + -- Subscription Agreement, Altera MegaCore Function License + -- Agreement, or other applicable license agreement, including, + -- without limitation, that your use is for the sole purpose of + -- programming logic devices manufactured by Altera and sold by + -- Altera or its authorized distributors. Please refer to the + -- applicable agreement for further details. + -- + -- This is a Quartus II output file. It is for reporting purposes only, and is + -- not intended for use as a Quartus II input file. This file cannot be used + -- to make Quartus II pin assignments - for instructions on how to make pin + -- assignments, please see Quartus II help. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- NC : No Connect. This pin has no internal connection to the device. + -- DNU : Do Not Use. This pin MUST NOT be connected. + -- VCCINT : Dedicated power pin, which MUST be connected to VCC (1.2V). + -- VCCIO : Dedicated power pin, which MUST be connected to VCC + -- of its bank. + -- Bank 1: 3.3V + -- Bank 2: 3.3V + -- Bank 3: 3.3V + -- Bank 4: 3.3V + -- GND : Dedicated ground pin. Dedicated GND pins MUST be connected to GND. + -- It can also be used to report unused dedicated pins. The connection + -- on the board for unused dedicated pins depends on whether this will + -- be used in a future design. One example is device migration. When + -- using device migration, refer to the device pin-tables. If it is a + -- GND pin in the pin table or if it will not be used in a future design + -- for another purpose the it MUST be connected to GND. If it is an unused + -- dedicated pin, then it can be connected to a valid signal on the board + -- (low, high, or toggling) if that signal is required for a different + -- revision of the design. + -- GND+ : Unused input pin. It can also be used to report unused dual-purpose pins. + -- This pin should be connected to GND. It may also be connected to a + -- valid signal on the board (low, high, or toggling) if that signal + -- is required for a different revision of the design. + -- GND* : Unused I/O pin. For transceiver I/O banks (Bank 13, 14, 15, 16 and 17), + -- connect each pin marked GND* either individually through a 10k Ohm resistor + -- to GND or tie all pins together and connect through a single 10k Ohm resistor + -- to GND. + -- For non-transceiver I/O banks, connect each pin marked GND* directly to GND + -- or leave it unconnected. + -- RESERVED : Unused I/O pin, which MUST be left unconnected. + -- RESERVED_INPUT : Pin is tri-stated and should be connected to the board. + -- RESERVED_INPUT_WITH_WEAK_PULLUP : Pin is tri-stated with internal weak pull-up resistor. + -- RESERVED_INPUT_WITH_BUS_HOLD : Pin is tri-stated with bus-hold circuitry. + -- RESERVED_OUTPUT_DRIVEN_HIGH : Pin is output driven high. + --------------------------------------------------------------------------------- + + + + --------------------------------------------------------------------------------- + -- Pin directions (input, output or bidir) are based on device operating in user mode. + --------------------------------------------------------------------------------- + +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +CHIP "triple_selector_8b" ASSIGNED TO AN: EP2C8Q208C8 + +Pin Name/Usage : Location : Dir. : I/O Standard : Voltage : I/O Bank : User Assignment +------------------------------------------------------------------------------------------------------------- +~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 1 : input : 3.3-V LVTTL : : 1 : N +~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP : 2 : input : 3.3-V LVTTL : : 1 : N +GND* : 3 : : : : 1 : +GND* : 4 : : : : 1 : +GND* : 5 : : : : 1 : +GND* : 6 : : : : 1 : +VCCIO1 : 7 : power : : 3.3V : 1 : +GND* : 8 : : : : 1 : +GND : 9 : gnd : : : : +GND* : 10 : : : : 1 : +GND* : 11 : : : : 1 : +GND* : 12 : : : : 1 : +GND* : 13 : : : : 1 : +GND* : 14 : : : : 1 : +Y1 : 15 : output : 3.3-V LVTTL : : 1 : N +TDO : 16 : output : : : 1 : +TMS : 17 : input : : : 1 : +TCK : 18 : input : : : 1 : +TDI : 19 : input : : : 1 : +DATA0 : 20 : input : : : 1 : +DCLK : 21 : : : : 1 : +nCE : 22 : : : : 1 : +GND+ : 23 : : : : 1 : +GND+ : 24 : : : : 1 : +GND : 25 : gnd : : : : +nCONFIG : 26 : : : : 1 : +GND+ : 27 : : : : 1 : +GND+ : 28 : : : : 1 : +VCCIO1 : 29 : power : : 3.3V : 1 : +Y6 : 30 : output : 3.3-V LVTTL : : 1 : N +BY : 31 : input : 3.3-V LVTTL : : 1 : N +VCCINT : 32 : power : : 1.2V : : +GND* : 33 : : : : 1 : +Y5 : 34 : output : 3.3-V LVTTL : : 1 : N +GND* : 35 : : : : 1 : +GND : 36 : gnd : : : : +GND* : 37 : : : : 1 : +GND : 38 : gnd : : : : +GND* : 39 : : : : 1 : +GND* : 40 : : : : 1 : +GND* : 41 : : : : 1 : +VCCIO1 : 42 : power : : 3.3V : 1 : +GND* : 43 : : : : 1 : +GND* : 44 : : : : 1 : +GND* : 45 : : : : 1 : +GND* : 46 : : : : 1 : +GND* : 47 : : : : 1 : +GND* : 48 : : : : 1 : +GND : 49 : gnd : : : : +GND_PLL1 : 50 : gnd : : : : +VCCD_PLL1 : 51 : power : : 1.2V : : +GND_PLL1 : 52 : gnd : : : : +VCCA_PLL1 : 53 : power : : 1.2V : : +GNDA_PLL1 : 54 : gnd : : : : +GND : 55 : gnd : : : : +GND* : 56 : : : : 4 : +GND* : 57 : : : : 4 : +GND* : 58 : : : : 4 : +GND* : 59 : : : : 4 : +GND* : 60 : : : : 4 : +GND* : 61 : : : : 4 : +VCCIO4 : 62 : power : : 3.3V : 4 : +GND* : 63 : : : : 4 : +GND* : 64 : : : : 4 : +GND : 65 : gnd : : : : +VCCINT : 66 : power : : 1.2V : : +GND* : 67 : : : : 4 : +GND* : 68 : : : : 4 : +GND* : 69 : : : : 4 : +GND* : 70 : : : : 4 : +VCCIO4 : 71 : power : : 3.3V : 4 : +GND* : 72 : : : : 4 : +GND : 73 : gnd : : : : +GND* : 74 : : : : 4 : +GND* : 75 : : : : 4 : +GND* : 76 : : : : 4 : +GND* : 77 : : : : 4 : +GND : 78 : gnd : : : : +VCCINT : 79 : power : : 1.2V : : +GND* : 80 : : : : 4 : +GND* : 81 : : : : 4 : +GND* : 82 : : : : 4 : +VCCIO4 : 83 : power : : 3.3V : 4 : +GND* : 84 : : : : 4 : +GND : 85 : gnd : : : : +GND* : 86 : : : : 4 : +Y2 : 87 : output : 3.3-V LVTTL : : 4 : N +GND* : 88 : : : : 4 : +GND* : 89 : : : : 4 : +GND* : 90 : : : : 4 : +VCCIO4 : 91 : power : : 3.3V : 4 : +GND* : 92 : : : : 4 : +GND : 93 : gnd : : : : +GND* : 94 : : : : 4 : +GND* : 95 : : : : 4 : +GND* : 96 : : : : 4 : +GND* : 97 : : : : 4 : +VCCIO4 : 98 : power : : 3.3V : 4 : +GND* : 99 : : : : 4 : +GND : 100 : gnd : : : : +GND* : 101 : : : : 4 : +Y3 : 102 : output : 3.3-V LVTTL : : 4 : N +A1 : 103 : input : 3.3-V LVTTL : : 4 : N +GND* : 104 : : : : 4 : +B2 : 105 : input : 3.3-V LVTTL : : 3 : N +GND* : 106 : : : : 3 : +Y0 : 107 : output : 3.3-V LVTTL : : 3 : N +~LVDS54p/nCEO~ : 108 : output : 3.3-V LVTTL : : 3 : N +VCCIO3 : 109 : power : : 3.3V : 3 : +A0 : 110 : input : 3.3-V LVTTL : : 3 : N +GND : 111 : gnd : : : : +C6 : 112 : input : 3.3-V LVTTL : : 3 : N +C2 : 113 : input : 3.3-V LVTTL : : 3 : N +C4 : 114 : input : 3.3-V LVTTL : : 3 : N +B6 : 115 : input : 3.3-V LVTTL : : 3 : N +C0 : 116 : input : 3.3-V LVTTL : : 3 : N +Y4 : 117 : output : 3.3-V LVTTL : : 3 : N +C7 : 118 : input : 3.3-V LVTTL : : 3 : N +GND : 119 : gnd : : : : +VCCINT : 120 : power : : 1.2V : : +nSTATUS : 121 : : : : 3 : +VCCIO3 : 122 : power : : 3.3V : 3 : +CONF_DONE : 123 : : : : 3 : +GND : 124 : gnd : : : : +MSEL1 : 125 : : : : 3 : +MSEL0 : 126 : : : : 3 : +AY : 127 : input : 3.3-V LVTTL : : 3 : N +B4 : 128 : input : 3.3-V LVTTL : : 3 : N +A3 : 129 : input : 3.3-V LVTTL : : 3 : N +B3 : 130 : input : 3.3-V LVTTL : : 3 : N +C3 : 131 : input : 3.3-V LVTTL : : 3 : N +A4 : 132 : input : 3.3-V LVTTL : : 3 : N +B7 : 133 : input : 3.3-V LVTTL : : 3 : N +B1 : 134 : input : 3.3-V LVTTL : : 3 : N +A7 : 135 : input : 3.3-V LVTTL : : 3 : N +VCCIO3 : 136 : power : : 3.3V : 3 : +A6 : 137 : input : 3.3-V LVTTL : : 3 : N +B0 : 138 : input : 3.3-V LVTTL : : 3 : N +C1 : 139 : input : 3.3-V LVTTL : : 3 : N +GND : 140 : gnd : : : : +A2 : 141 : input : 3.3-V LVTTL : : 3 : N +CY : 142 : input : 3.3-V LVTTL : : 3 : N +A5 : 143 : input : 3.3-V LVTTL : : 3 : N +B5 : 144 : input : 3.3-V LVTTL : : 3 : N +C5 : 145 : input : 3.3-V LVTTL : : 3 : N +GND* : 146 : : : : 3 : +GND* : 147 : : : : 3 : +VCCIO3 : 148 : power : : 3.3V : 3 : +GND* : 149 : : : : 3 : +GND* : 150 : : : : 3 : +GND* : 151 : : : : 3 : +GND* : 152 : : : : 3 : +GND : 153 : gnd : : : : +GND_PLL2 : 154 : gnd : : : : +VCCD_PLL2 : 155 : power : : 1.2V : : +GND_PLL2 : 156 : gnd : : : : +VCCA_PLL2 : 157 : power : : 1.2V : : +GNDA_PLL2 : 158 : gnd : : : : +GND : 159 : gnd : : : : +GND* : 160 : : : : 2 : +GND* : 161 : : : : 2 : +GND* : 162 : : : : 2 : +GND* : 163 : : : : 2 : +GND* : 164 : : : : 2 : +GND* : 165 : : : : 2 : +VCCIO2 : 166 : power : : 3.3V : 2 : +GND : 167 : gnd : : : : +GND* : 168 : : : : 2 : +GND* : 169 : : : : 2 : +GND* : 170 : : : : 2 : +Y7 : 171 : output : 3.3-V LVTTL : : 2 : N +VCCIO2 : 172 : power : : 3.3V : 2 : +GND* : 173 : : : : 2 : +GND : 174 : gnd : : : : +GND* : 175 : : : : 2 : +GND* : 176 : : : : 2 : +GND : 177 : gnd : : : : +VCCINT : 178 : power : : 1.2V : : +GND* : 179 : : : : 2 : +GND* : 180 : : : : 2 : +GND* : 181 : : : : 2 : +GND* : 182 : : : : 2 : +VCCIO2 : 183 : power : : 3.3V : 2 : +GND : 184 : gnd : : : : +GND* : 185 : : : : 2 : +GND : 186 : gnd : : : : +GND* : 187 : : : : 2 : +GND* : 188 : : : : 2 : +GND* : 189 : : : : 2 : +VCCINT : 190 : power : : 1.2V : : +GND* : 191 : : : : 2 : +GND* : 192 : : : : 2 : +GND* : 193 : : : : 2 : +VCCIO2 : 194 : power : : 3.3V : 2 : +GND* : 195 : : : : 2 : +GND : 196 : gnd : : : : +GND* : 197 : : : : 2 : +GND* : 198 : : : : 2 : +GND* : 199 : : : : 2 : +GND* : 200 : : : : 2 : +GND* : 201 : : : : 2 : +VCCIO2 : 202 : power : : 3.3V : 2 : +GND* : 203 : : : : 2 : +GND : 204 : gnd : : : : +GND* : 205 : : : : 2 : +GND* : 206 : : : : 2 : +GND* : 207 : : : : 2 : +GND* : 208 : : : : 2 : diff --git a/triple_selector_8b/triple_selector_8b.pof b/triple_selector_8b/triple_selector_8b.pof new file mode 100644 index 0000000..1be1781 Binary files /dev/null and b/triple_selector_8b/triple_selector_8b.pof differ diff --git a/triple_selector_8b/triple_selector_8b.qpf b/triple_selector_8b/triple_selector_8b.qpf new file mode 100644 index 0000000..1f144ae --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.qpf @@ -0,0 +1,30 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:23:46 March 07, 2022 +# +# -------------------------------------------------------------------------- # + +QUARTUS_VERSION = "9.0" +DATE = "10:23:46 March 07, 2022" + +# Revisions + +PROJECT_REVISION = "triple_selector_8b" diff --git a/triple_selector_8b/triple_selector_8b.qsf b/triple_selector_8b/triple_selector_8b.qsf new file mode 100644 index 0000000..9b3392b --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.qsf @@ -0,0 +1,53 @@ +# -------------------------------------------------------------------------- # +# +# Copyright (C) 1991-2009 Altera Corporation +# Your use of Altera Corporation's design tools, logic functions +# and other software and tools, and its AMPP partner logic +# functions, and any output files from any of the foregoing +# (including device programming or simulation files), and any +# associated documentation or information are expressly subject +# to the terms and conditions of the Altera Program License +# Subscription Agreement, Altera MegaCore Function License +# Agreement, or other applicable license agreement, including, +# without limitation, that your use is for the sole purpose of +# programming logic devices manufactured by Altera and sold by +# Altera or its authorized distributors. Please refer to the +# applicable agreement for further details. +# +# -------------------------------------------------------------------------- # +# +# Quartus II +# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition +# Date created = 10:23:46 March 07, 2022 +# +# -------------------------------------------------------------------------- # +# +# Notes: +# +# 1) The default values for assignments are stored in the file: +# triple_selector_8b_assignment_defaults.qdf +# If this file doesn't exist, see file: +# assignment_defaults.qdf +# +# 2) Altera recommends that you do not modify this file. This +# file is updated automatically by the Quartus II software +# and any changes you make may be lost or overwritten. +# +# -------------------------------------------------------------------------- # + + +set_global_assignment -name FAMILY "Cyclone II" +set_global_assignment -name DEVICE EP2C8Q208C8 +set_global_assignment -name TOP_LEVEL_ENTITY triple_selector_8b +set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name PROJECT_CREATION_TIME_DATE "10:23:46 MARCH 07, 2022" +set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2" +set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga +set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0 +set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85 +set_global_assignment -name BDF_FILE triple_selector_8b.bdf +set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top +set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top +set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top +set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region" +set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region" \ No newline at end of file diff --git a/triple_selector_8b/triple_selector_8b.qws b/triple_selector_8b/triple_selector_8b.qws new file mode 100644 index 0000000..7891c27 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.qws @@ -0,0 +1,14 @@ +[ProjectWorkspace] +ptn_Child1=Frames +[ProjectWorkspace.Frames] +ptn_Child1=ChildFrames +[ProjectWorkspace.Frames.ChildFrames] +ptn_Child1=Document-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0] +ptn_Child1=ViewFrame-0 +[ProjectWorkspace.Frames.ChildFrames.Document-0.ViewFrame-0] +DocPathName=triple_selector_8b.bdf +DocumentCLSID={7b19e8f2-2bbe-11d1-a082-0020affa5bde} +IsChildFrameDetached=False +IsActiveChildFrame=True +ptn_Child1=StateMap diff --git a/triple_selector_8b/triple_selector_8b.sof b/triple_selector_8b/triple_selector_8b.sof new file mode 100644 index 0000000..17bc883 Binary files /dev/null and b/triple_selector_8b/triple_selector_8b.sof differ diff --git a/triple_selector_8b/triple_selector_8b.tan.rpt b/triple_selector_8b/triple_selector_8b.tan.rpt new file mode 100644 index 0000000..855cc3e --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.tan.rpt @@ -0,0 +1,174 @@ +Classic Timing Analyzer report for triple_selector_8b +Mon Mar 07 10:24:29 2022 +Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + + +--------------------- +; Table of Contents ; +--------------------- + 1. Legal Notice + 2. Timing Analyzer Summary + 3. Timing Analyzer Settings + 4. Parallel Compilation + 5. tpd + 6. Timing Analyzer Messages + + + +---------------- +; Legal Notice ; +---------------- +Copyright (C) 1991-2009 Altera Corporation +Your use of Altera Corporation's design tools, logic functions +and other software and tools, and its AMPP partner logic +functions, and any output files from any of the foregoing +(including device programming or simulation files), and any +associated documentation or information are expressly subject +to the terms and conditions of the Altera Program License +Subscription Agreement, Altera MegaCore Function License +Agreement, or other applicable license agreement, including, +without limitation, that your use is for the sole purpose of +programming logic devices manufactured by Altera and sold by +Altera or its authorized distributors. Please refer to the +applicable agreement for further details. + + + ++-----------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Summary ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Type ; Slack ; Required Time ; Actual Time ; From ; To ; From Clock ; To Clock ; Failed Paths ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ +; Worst-case tpd ; N/A ; None ; 16.101 ns ; BY ; Y6 ; -- ; -- ; 0 ; +; Total number of failed paths ; ; ; ; ; ; ; ; 0 ; ++------------------------------+-------+---------------+-------------+------+----+------------+----------+--------------+ + + ++--------------------------------------------------------------------------------------------------------------------+ +; Timing Analyzer Settings ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Option ; Setting ; From ; To ; Entity Name ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ +; Device Name ; EP2C8Q208C8 ; ; ; ; +; Timing Models ; Final ; ; ; ; +; Default hold multicycle ; Same as Multicycle ; ; ; ; +; Cut paths between unrelated clock domains ; On ; ; ; ; +; Cut off read during write signal paths ; On ; ; ; ; +; Cut off feedback from I/O pins ; On ; ; ; ; +; Report Combined Fast/Slow Timing ; Off ; ; ; ; +; Ignore Clock Settings ; Off ; ; ; ; +; Analyze latches as synchronous elements ; On ; ; ; ; +; Enable Recovery/Removal analysis ; Off ; ; ; ; +; Enable Clock Latency ; Off ; ; ; ; +; Use TimeQuest Timing Analyzer ; Off ; ; ; ; +; Minimum Core Junction Temperature ; 0 ; ; ; ; +; Maximum Core Junction Temperature ; 85 ; ; ; ; +; Number of source nodes to report per destination node ; 10 ; ; ; ; +; Number of destination nodes to report ; 10 ; ; ; ; +; Number of paths to report ; 200 ; ; ; ; +; Report Minimum Timing Checks ; Off ; ; ; ; +; Use Fast Timing Models ; Off ; ; ; ; +; Report IO Paths Separately ; Off ; ; ; ; +; Perform Multicorner Analysis ; On ; ; ; ; +; Reports the worst-case path for each clock domain and analysis ; Off ; ; ; ; +; Removes common clock path pessimism (CCPP) during slack computation ; Off ; ; ; ; +; Output I/O Timing Endpoint ; Near End ; ; ; ; ++---------------------------------------------------------------------+--------------------+------+----+-------------+ + + ++------------------------------------------+ +; Parallel Compilation ; ++----------------------------+-------------+ +; Processors ; Number ; ++----------------------------+-------------+ +; Number detected on machine ; 4 ; +; Maximum allowed ; 4 ; +; ; ; +; Average used ; 1.00 ; +; Maximum used ; 1 ; +; ; ; +; Usage by Processor ; % Time Used ; +; 1 processor ; 100.0% ; +; 2-4 processors ; 0.0% ; ++----------------------------+-------------+ + + ++---------------------------------------------------------+ +; tpd ; ++-------+-------------------+-----------------+------+----+ +; Slack ; Required P2P Time ; Actual P2P Time ; From ; To ; ++-------+-------------------+-----------------+------+----+ +; N/A ; None ; 16.101 ns ; BY ; Y6 ; +; N/A ; None ; 15.802 ns ; AY ; Y6 ; +; N/A ; None ; 15.533 ns ; BY ; Y5 ; +; N/A ; None ; 15.448 ns ; BY ; Y1 ; +; N/A ; None ; 15.059 ns ; BY ; Y2 ; +; N/A ; None ; 15.018 ns ; B6 ; Y6 ; +; N/A ; None ; 14.809 ns ; A1 ; Y1 ; +; N/A ; None ; 14.793 ns ; B2 ; Y2 ; +; N/A ; None ; 14.673 ns ; BY ; Y3 ; +; N/A ; None ; 14.653 ns ; BY ; Y0 ; +; N/A ; None ; 14.271 ns ; BY ; Y7 ; +; N/A ; None ; 14.263 ns ; B5 ; Y5 ; +; N/A ; None ; 14.243 ns ; C6 ; Y6 ; +; N/A ; None ; 14.234 ns ; AY ; Y5 ; +; N/A ; None ; 14.152 ns ; AY ; Y1 ; +; N/A ; None ; 14.062 ns ; A5 ; Y5 ; +; N/A ; None ; 13.973 ns ; A6 ; Y6 ; +; N/A ; None ; 13.949 ns ; CY ; Y6 ; +; N/A ; None ; 13.897 ns ; A0 ; Y0 ; +; N/A ; None ; 13.829 ns ; BY ; Y4 ; +; N/A ; None ; 13.768 ns ; AY ; Y2 ; +; N/A ; None ; 13.685 ns ; CY ; Y5 ; +; N/A ; None ; 13.662 ns ; A2 ; Y2 ; +; N/A ; None ; 13.484 ns ; C2 ; Y2 ; +; N/A ; None ; 13.409 ns ; B1 ; Y1 ; +; N/A ; None ; 13.376 ns ; AY ; Y3 ; +; N/A ; None ; 13.362 ns ; AY ; Y0 ; +; N/A ; None ; 13.348 ns ; B0 ; Y0 ; +; N/A ; None ; 13.191 ns ; CY ; Y2 ; +; N/A ; None ; 13.149 ns ; C5 ; Y5 ; +; N/A ; None ; 12.995 ns ; CY ; Y1 ; +; N/A ; None ; 12.981 ns ; AY ; Y7 ; +; N/A ; None ; 12.730 ns ; C1 ; Y1 ; +; N/A ; None ; 12.665 ns ; C7 ; Y7 ; +; N/A ; None ; 12.656 ns ; A7 ; Y7 ; +; N/A ; None ; 12.630 ns ; B4 ; Y4 ; +; N/A ; None ; 12.565 ns ; B7 ; Y7 ; +; N/A ; None ; 12.532 ns ; AY ; Y4 ; +; N/A ; None ; 12.414 ns ; CY ; Y7 ; +; N/A ; None ; 12.344 ns ; C0 ; Y0 ; +; N/A ; None ; 12.325 ns ; C4 ; Y4 ; +; N/A ; None ; 12.158 ns ; CY ; Y3 ; +; N/A ; None ; 12.140 ns ; CY ; Y0 ; +; N/A ; None ; 11.975 ns ; CY ; Y4 ; +; N/A ; None ; 9.351 ns ; A3 ; Y3 ; +; N/A ; None ; 8.853 ns ; B3 ; Y3 ; +; N/A ; None ; 8.008 ns ; A4 ; Y4 ; +; N/A ; None ; 7.755 ns ; C3 ; Y3 ; ++-------+-------------------+-----------------+------+----+ + + ++--------------------------+ +; Timing Analyzer Messages ; ++--------------------------+ +Info: ******************************************************************* +Info: Running Quartus II Classic Timing Analyzer + Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition + Info: Processing started: Mon Mar 07 10:24:29 2022 +Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off triple_selector_8b -c triple_selector_8b --timing_analysis_only +Info: Parallel compilation is enabled and will use 4 of the 4 processors detected +Info: Longest tpd from source pin "BY" to destination pin "Y6" is 16.101 ns + Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_31; Fanout = 8; PIN Node = 'BY' + Info: 2: + IC(6.949 ns) + CELL(0.651 ns) = 8.585 ns; Loc. = LCCOMB_X33_Y11_N0; Fanout = 1; COMB Node = 'inst27~0' + Info: 3: + IC(0.366 ns) + CELL(0.624 ns) = 9.575 ns; Loc. = LCCOMB_X33_Y11_N10; Fanout = 1; COMB Node = 'inst27' + Info: 4: + IC(3.430 ns) + CELL(3.096 ns) = 16.101 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'Y6' + Info: Total cell delay = 5.356 ns ( 33.27 % ) + Info: Total interconnect delay = 10.745 ns ( 66.73 % ) +Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings + Info: Peak virtual memory: 212 megabytes + Info: Processing ended: Mon Mar 07 10:24:29 2022 + Info: Elapsed time: 00:00:00 + Info: Total CPU time (on all processors): 00:00:00 + + diff --git a/triple_selector_8b/triple_selector_8b.tan.summary b/triple_selector_8b/triple_selector_8b.tan.summary new file mode 100644 index 0000000..2cad432 --- /dev/null +++ b/triple_selector_8b/triple_selector_8b.tan.summary @@ -0,0 +1,26 @@ +-------------------------------------------------------------------------------------- +Timing Analyzer Summary +-------------------------------------------------------------------------------------- + +Type : Worst-case tpd +Slack : N/A +Required Time : None +Actual Time : 16.101 ns +From : BY +To : Y6 +From Clock : -- +To Clock : -- +Failed Paths : 0 + +Type : Total number of failed paths +Slack : +Required Time : +Actual Time : +From : +To : +From Clock : +To Clock : +Failed Paths : 0 + +-------------------------------------------------------------------------------------- +