37 行
1.8 KiB
Plaintext
37 行
1.8 KiB
Plaintext
# Copyright (C) 1991-2008 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
|
|
|
|
# The default values for assignments are stored in the file
|
|
# start_circuit_assignment_defaults.qdf
|
|
# If this file doesn't exist, and for assignments not listed, see file
|
|
# assignment_defaults.qdf
|
|
|
|
# Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
|
|
|
|
set_global_assignment -name FAMILY "Cyclone II"
|
|
set_global_assignment -name DEVICE EP2C8Q208C7
|
|
set_global_assignment -name TOP_LEVEL_ENTITY start_circuit
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 8.1
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "20:24:57 MARCH 17, 2022"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION 8.1
|
|
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
|
|
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE FASTEST
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
|
set_global_assignment -name BDF_FILE start_circuit.bdf
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE ON |