93 行
4.3 KiB
Plaintext
93 行
4.3 KiB
Plaintext
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Copyright (C) 1991-2009 Altera Corporation
|
|
# Your use of Altera Corporation's design tools, logic functions
|
|
# and other software and tools, and its AMPP partner logic
|
|
# functions, and any output files from any of the foregoing
|
|
# (including device programming or simulation files), and any
|
|
# associated documentation or information are expressly subject
|
|
# to the terms and conditions of the Altera Program License
|
|
# Subscription Agreement, Altera MegaCore Function License
|
|
# Agreement, or other applicable license agreement, including,
|
|
# without limitation, that your use is for the sole purpose of
|
|
# programming logic devices manufactured by Altera and sold by
|
|
# Altera or its authorized distributors. Please refer to the
|
|
# applicable agreement for further details.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Quartus II
|
|
# Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
|
|
# Date created = 14:38:13 May 19, 2022
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
#
|
|
# Notes:
|
|
#
|
|
# 1) The default values for assignments are stored in the file:
|
|
# test_register_group_assignment_defaults.qdf
|
|
# If this file doesn't exist, see file:
|
|
# assignment_defaults.qdf
|
|
#
|
|
# 2) Altera recommends that you do not modify this file. This
|
|
# file is updated automatically by the Quartus II software
|
|
# and any changes you make may be lost or overwritten.
|
|
#
|
|
# -------------------------------------------------------------------------- #
|
|
|
|
|
|
set_global_assignment -name FAMILY "Cyclone II"
|
|
set_global_assignment -name DEVICE EP2C8Q208C8
|
|
set_global_assignment -name TOP_LEVEL_ENTITY test_register_group
|
|
set_global_assignment -name ORIGINAL_QUARTUS_VERSION "9.0 SP2"
|
|
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:38:13 MAY 19, 2022"
|
|
set_global_assignment -name LAST_QUARTUS_VERSION "9.0 SP2"
|
|
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS OFF -section_id eda_blast_fpga
|
|
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
|
|
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
|
|
set_global_assignment -name MISC_FILE "D:/projects/quartus/test_register_group/test_register_group.dpf"
|
|
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
|
|
set_global_assignment -name RESERVE_ALL_UNUSED_PINS "AS INPUT TRI-STATED"
|
|
set_global_assignment -name BDF_FILE test_register_group.bdf
|
|
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
|
|
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
|
|
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
|
|
set_global_assignment -name LL_ROOT_REGION ON -section_id "Root Region"
|
|
set_global_assignment -name LL_MEMBER_STATE LOCKED -section_id "Root Region"
|
|
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "3.3-V LVTTL"
|
|
set_location_assignment PIN_77 -to CP
|
|
set_location_assignment PIN_80 -to CLR
|
|
set_location_assignment PIN_81 -to OUT_R_EN0
|
|
set_location_assignment PIN_82 -to OUT_R_EN1
|
|
set_location_assignment PIN_84 -to OUT_L_EN0
|
|
set_location_assignment PIN_86 -to OUT_L_EN1
|
|
set_location_assignment PIN_87 -to IN_EN0
|
|
set_location_assignment PIN_88 -to IN_EN1
|
|
set_location_assignment PIN_67 -to D0
|
|
set_location_assignment PIN_68 -to D1
|
|
set_location_assignment PIN_69 -to D2
|
|
set_location_assignment PIN_70 -to D3
|
|
set_location_assignment PIN_72 -to D4
|
|
set_location_assignment PIN_74 -to D5
|
|
set_location_assignment PIN_75 -to D6
|
|
set_location_assignment PIN_76 -to D7
|
|
set_location_assignment PIN_142 -to OUT_R_0
|
|
set_location_assignment PIN_143 -to OUT_R_1
|
|
set_location_assignment PIN_144 -to OUT_R_2
|
|
set_location_assignment PIN_145 -to OUT_R_3
|
|
set_location_assignment PIN_146 -to OUT_R_4
|
|
set_location_assignment PIN_147 -to OUT_R_5
|
|
set_location_assignment PIN_149 -to OUT_R_6
|
|
set_location_assignment PIN_150 -to OUT_R_7
|
|
set_location_assignment PIN_34 -to OUT_L_0
|
|
set_location_assignment PIN_35 -to OUT_L_1
|
|
set_location_assignment PIN_37 -to OUT_L_2
|
|
set_location_assignment PIN_39 -to OUT_L_3
|
|
set_location_assignment PIN_40 -to OUT_L_4
|
|
set_location_assignment PIN_41 -to OUT_L_5
|
|
set_location_assignment PIN_43 -to OUT_L_6
|
|
set_location_assignment PIN_44 -to OUT_L_7
|
|
set_location_assignment PIN_151 -to AND_OUT0
|
|
set_location_assignment PIN_152 -to AND_OUT1
|
|
set_location_assignment PIN_160 -to AND_OUT2
|
|
set_location_assignment PIN_161 -to AND_OUT3 |