modify adder_8b
此提交包含在:
14
adder_8b/adder_8b.map.summary
一般檔案
14
adder_8b/adder_8b.map.summary
一般檔案
@@ -0,0 +1,14 @@
|
||||
Analysis & Synthesis Status : Successful - Mon Mar 07 10:22:21 2022
|
||||
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
|
||||
Revision Name : adder_8b
|
||||
Top-level Entity Name : adder_8b
|
||||
Family : Cyclone II
|
||||
Total logic elements : 21
|
||||
Total combinational functions : 21
|
||||
Dedicated logic registers : 0
|
||||
Total registers : 0
|
||||
Total pins : 26
|
||||
Total virtual pins : 0
|
||||
Total memory bits : 0
|
||||
Embedded Multiplier 9-bit elements : 0
|
||||
Total PLLs : 0
|
新增問題並參考
封鎖使用者