juzheng/quartus
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

add 8位加法器

Browse Source
This commit is contained in:
juzeon
2022-03-07 08:54:33 +08:00
parent 3b813002d0
commit e32d73391a
78 changed files with 5863 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

16
adder/adder.fit.summary Normal file
View File

@@ -0,0 +1,16 @@
Fitter Status : Successful - Mon Mar 07 08:49:24 2022
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : adder
Top-level Entity Name : adder
Family : Cyclone II
Device : EP2C8Q208C8
Timing Models : Final
Total logic elements : 21 / 8,256 ( < 1 % )
Total combinational functions : 21 / 8,256 ( < 1 % )
Dedicated logic registers : 0 / 8,256 ( 0 % )
Total registers : 0
Total pins : 26 / 138 ( 19 % )
Total virtual pins : 0
Total memory bits : 0 / 165,888 ( 0 % )
Embedded Multiplier 9-bit elements : 0 / 36 ( 0 % )
Total PLLs : 0 / 2 ( 0 % )