add 8位加法器

This commit is contained in:
2022-03-07 08:54:33 +08:00
parent 3b813002d0
commit e32d73391a
78 changed files with 5863 additions and 0 deletions

14
adder/adder.map.summary Normal file
View File

@@ -0,0 +1,14 @@
Analysis & Synthesis Status : Successful - Mon Mar 07 08:49:22 2022
Quartus II Version : 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition
Revision Name : adder
Top-level Entity Name : adder
Family : Cyclone II
Total logic elements : 21
Total combinational functions : 21
Dedicated logic registers : 0
Total registers : 0
Total pins : 26
Total virtual pins : 0
Total memory bits : 0
Embedded Multiplier 9-bit elements : 0
Total PLLs : 0