wzh
|
4df19e69b9
|
change CPRn pin
|
2022-03-24 18:36:24 +08:00 |
|
|
|
ff09c80b84
|
assign pins & add debug output
|
2022-03-24 17:01:43 +08:00 |
|
|
|
2124929b45
|
Add NOT gate on CPs
|
2022-03-24 16:24:00 +08:00 |
|
|
|
78337c6f7a
|
Add PC_uIR and uRDN
|
2022-03-24 14:25:56 +08:00 |
|
|
|
a8dd3f0217
|
Finish uPC and whole design of RAM project
|
2022-03-21 16:15:14 +08:00 |
|
|
|
e5315fad02
|
Finish RAM project without setting uPC and pin settings
|
2022-03-17 21:19:47 +08:00 |
|
|
|
eceb1b13d4
|
set up project of start_circuit and copy it to ram project
|
2022-03-17 20:27:34 +08:00 |
|
|
|
978edd39d6
|
add start_circuit
|
2022-03-17 20:16:00 +08:00 |
|
|
|
96a90da2bc
|
create microprogram_ram
|
2022-03-17 20:06:56 +08:00 |
|
|
|
13b88836ec
|
add register 8b with switch
|
2022-03-17 19:25:16 +08:00 |
|
|
|
4720fabd9e
|
Revert "change CPR sequence"
This reverts commit d84feeaa3e494c54c75def74f0b38c5a724f4406.
|
2022-03-17 18:38:08 +08:00 |
|
|
|
d84feeaa3e
|
change CPR sequence
|
2022-03-17 18:33:56 +08:00 |
|
|
|
122a026579
|
reassign pins
|
2022-03-17 18:22:36 +08:00 |
|
|
|
38e9372ffd
|
fix ALU parallel
|
2022-03-17 18:11:14 +08:00 |
|
|
|
e768b24024
|
clean unstaged
|
2022-03-17 17:16:21 +08:00 |
|
|
|
7ee857af1a
|
fix ALU CLR
|
2022-03-17 17:03:49 +08:00 |
|
|
|
0c20d9cbf6
|
assign pins for microprogram_adder
|
2022-03-17 17:00:20 +08:00 |
|
|
|
6cc21b28d2
|
add mciroprogram_adder
|
2022-03-17 16:49:23 +08:00 |
|
|
|
4be3687702
|
Merge branch 'master' of https://git.sduonline.cn/juzheng/quartus
|
2022-03-17 16:35:59 +08:00 |
|
|
|
07ad3a25d3
|
stash microprogram_adder
|
2022-03-17 16:35:54 +08:00 |
|
|
|
65d1ef1509
|
完成新的ALU
|
2022-03-17 16:34:02 +08:00 |
|
|
|
8a36eb2b64
|
swap As and Bs
|
2022-03-10 21:14:58 +08:00 |
|
|
|
4f25cc8391
|
add adder_suber_8b
|
2022-03-10 21:06:06 +08:00 |
|
|
|
be08431cd1
|
update README
|
2022-03-10 20:25:15 +08:00 |
|
|
|
08af02b861
|
assign pins for shiftable_register
|
2022-03-10 20:25:05 +08:00 |
|
|
|
4a00bfd2ab
|
add global not to ALU
|
2022-03-10 19:46:09 +08:00 |
|
|
|
5f71b7a453
|
revert S0~S3 alteration for ALU
|
2022-03-10 19:07:02 +08:00 |
|
|
|
31d0b7a45b
|
add two more pins for shifter 8b
|
2022-03-10 18:55:24 +08:00 |
|
|
|
1a52d77c41
|
assign pins for counter 8b with input
|
2022-03-10 18:33:00 +08:00 |
|
|
|
5e01908d34
|
add 八位PC
|
2022-03-10 17:26:23 +08:00 |
|
|
|
48c03e7b26
|
添加移位器依赖，更新移位器原理图
|
2022-03-10 17:08:08 +08:00 |
|
|
|
6d9c3008cd
|
Merge branch 'master' of https://git.sduonline.cn/juzheng/quartus
|
2022-03-10 17:04:40 +08:00 |
|
|
|
f749a845b4
|
改造移位寄存器
|
2022-03-10 17:04:37 +08:00 |
|
|
|
e3e94309ad
|
create symbol files for existing elements
|
2022-03-10 16:52:46 +08:00 |
|
|
|
bf9de18bb7
|
assgin pins for ALU
|
2022-03-10 16:33:45 +08:00 |
|
|
|
b73e58453e
|
Merge branch 'master' of https://git.sduonline.cn/juzheng/quartus
|
2022-03-10 16:09:44 +08:00 |
|
|
|
5a5e41decc
|
untrack all ignored files
|
2022-03-10 16:05:43 +08:00 |
|
|
|
04cf666870
|
update gitignore
|
2022-03-10 16:00:45 +08:00 |
|
|
|
aa64ba5cc9
|
删除P、G引脚
|
2022-03-10 15:59:57 +08:00 |
|
|
|
a4c2c114cf
|
重新添加L和R引脚
|
2022-03-10 14:58:16 +08:00 |
|
|
|
558b1b3ead
|
完成并行进位8位运算器
|
2022-03-09 21:49:57 +08:00 |
|
|
|
0ec4ed6baf
|
修正移位寄存器连线
|
2022-03-09 20:19:05 +08:00 |
|
|
|
8f3a0e32b6
|
白嫖一个gitignore
|
2022-03-09 10:04:14 +08:00 |
|
|
|
74cb0ecb44
|
Merge branch 'master' of https://git.sduonline.cn/juzheng/quartus
|
2022-03-09 09:59:26 +08:00 |
|
|
|
0402023dee
|
完成移位寄存器控制引脚和符号
|
2022-03-09 09:59:15 +08:00 |
|
|
|
75a5e91537
|
为shifter_8b添加引脚
|
2022-03-08 15:18:13 +08:00 |
|
|
|
4b3460613f
|
为38 decoder分配引脚
|
2022-03-08 15:13:07 +08:00 |
|
|
|
4c2a4f384a
|
为register 8b分配引脚
|
2022-03-08 15:09:37 +08:00 |
|
|
|
de9577eb9d
|
移位寄存器基本设计
|
2022-03-07 22:34:29 +08:00 |
|
|
|
cc1c2fec24
|
Merge branch 'master' of https://git.sduonline.cn/juzheng/quartus
|
2022-03-07 11:36:18 +08:00 |
|
